Cited By
View all- Dhar SSinghal LIyer MPan D(2019)FPGA-Accelerated Spreading for Global Placement2019 IEEE High Performance Extreme Computing Conference (HPEC)10.1109/HPEC.2019.8916251(1-7)Online publication date: Sep-2019
We present a new floorplan representation, called circular-packing trees (CP-trees), for the problem of macro placement. Our CP-trees can flexibly pack movable macros toward corners or pre-placed macros along chip boundaries circularly to optimize macro ...
Due to the significant mismatch between existing wirelength models and the congestion objective in placement, considering routability during placement is particularly significant for modern circuit designs. In this paper, a novel routability-driven ...
Association for Computing Machinery
New York, NY, United States
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in