Sun ik Heo
Andrew B. Kahng
ABSTRACT
A diffusion break (DB) isolates two neighboring devices in a standard cell-based design and has a stress effect on delay and leakage power. In foundry sub-10nm design enablements, device performance is changed according to the type of DB - single diffusion break (SDB) or double diffusion break (DDB) - that is used in the library cell layout. Crucially, local layout effect (LLE) can substantially affect device performance and leakage. Our present work focuses on the 2nd DB effect, a type of LLE in which distance to the second-closest DB (i.e., a distance that depends on the placement of a given cell's neighboring cell) also impacts performance of a given device. In this work, we implement a 2nd DB-aware timing and leakage analysis flow, and show how a lack of 2nd DB awareness can misguide current optimization in place-and-route stages. We then develop 2nd DB-aware leakage optimization and detailed placement heuristics. Experimental results in a scaled foundry 14nm technology indicate that our 2nd DB-aware analysis and optimization flow achieves, on average, 80% recovery of the leakage increment that is induced by the 2nd DB effect, without changing design performance.
- C. Auth, A. Aliyarukunju, M. Asoro, D. Bergstrom, V. Bhagwat et al., "A 10nm High Performance and Low-Power CMOS Technology Featuring 3<sup>rd</sup> Generation FinFET Transistors, Self-Aligned Quad Patterning, Contact Over Active Gate and Cobalt Local Interconnects", IEEE IEDM, 2017, pp. 29.1.1--29.1.4.Google Scholar
- R. Berthelon, F. Andrieu, E. Josse, R. Bingert, O. Weber, E. Serret et al., "Design / Technology Co-optimization of Strain-induced Layout Effects in 14nm UTBB-FDSOI CMOS: Enablement and Assessment of Continuous-RX Designs", Proc. VTS, 2016, pp. 1--2.Google Scholar
- Y. Du and M. D. F. Wong, "Optimization of Standard Cell Based Detailed Placement for 16nm FinFET Process", Proc. DATE, 2014, pp. 1--6. Google ScholarDigital Library
- G. Flach, T. Reimann, G. Posser, M. Johann and R. Reis, "Effective Method for Simultaneous Gate Sizing and Vth Assignment Using Lagrangian Relaxation", IEEE Trans. on CAD 33(4) (2014), pp. 546--557. Google ScholarDigital Library
- P. Gupta, A. B. Kahng, P. Sharma and D. Sylvester, "Gate-Length Biasing for Runtime Leakage Control", IEEE Trans. on CAD 25(8) (2006), pp. 1475--1485. Google ScholarDigital Library
- N. Ha, Y.-D. Kim, B.-H, Lee, H.-O. Kim, K. Jeong and J. Kim, "System and Method of Designing Integrated Circuit by Considering Local Layout Effect", US Patent Appl., US20180032658A1, 2018.Google Scholar
- K. Han, A. B. Kahng and H. Lee, "Scalable Detailed Placement Legalization for Complex Sub-14nm Constraints", Proc. ICCAD, 2015, pp. 867--873. Google ScholarDigital Library
- C. Han, K. Han, A. B. Kahng, H. Lee, L. Wang and B. Xu, "Optimal Multi-Row Detailed Placement for Yield and Model-Hardware Correlation Improvements in Sub-10nm VLSI", Proc. ICCAD, 2017, pp. 667--674. Google ScholarDigital Library
- C. Han, A. B. Kahng, L. Wang and B. Xu, "Enhanced Optimal Multi-Row Detailed Placement for Neighbor Diffusion Effect Mitigation in Sub-10nm VLSI", IEEE Trans. on CAD (2018) Google ScholarDigital Library
- J. Hu, A. B. Kahng, S. Kang, M.-C. Kim and I. L. Markov, "Sensitivity-guided Metaheuristics for Accurate Discrete Gate Sizing", Proc. ICCAD, 2012, pp. 233--239. Google ScholarDigital Library
- A. B. Kahng, S. Kang, H. Lee, I. L. Markov and P. Thapar, "High-Performance Gate Sizing with a Signoff Timer", Proc. ICCAD, 2013, pp. 450--457. Google ScholarDigital Library
- A. B. Kahng and H. Lee, "Minimum Implant Area-Aware Gate Sizing and Placement", Proc. GLSVLSI, 2014, pp. 57--62. Google ScholarDigital Library
- A. B. Kahng, J. Dodrill and P. Gupta, "Designing in Advanced Technologies: A Quick Review of Approaches", Tutorial 4, DAC, 2018.Google Scholar
- T. Luo, D. Newmark and D. Z. Pan, "Total Power Optimization Combining Placement, Sizing and Multi-Vt Through Slack Distribution Management", Proc. ASPDAC, 2008, pp. 352--357. Google ScholarDigital Library
- W. K. Mak, W. S. Kuo, S. H. Zhang, S. I. Lei and C. Chu, "Minimum Implant Area-Aware Placement and Threshold Voltage Refinement", IEEE Trans. on CAD 36(7) (2017), pp. 1103--1112.Google ScholarCross Ref
- C. W. Moon, P. Gupta, P. J. Donehue and A. B. Kahng, "Method of Designing a Digital Circuit by Correlating Different Static Timing Analyzers", US Patent, US7823098B1, 2010.Google Scholar
- L. Wei, K. Roy and C.-K. Koh, "Power Minimization by Simultaneous Dual-Vth Assignment and Gate-Sizing", Proc. CICC, 2000, pp. 413--416.Google Scholar
- R. Xie, K.-Y. Lim, M. G. Sung and R. R.-H. Kim, "Methods of Forming Single and Double Diffusion Breaks on Integrated Circuit Products Comprised of FinFET Devices and the Resulting Products", US Patent, US9412616, 2016.Google Scholar
- S. Yang, Y. Liu, M. Cai, J. Bao, P. Feng, X. Chen et al., "10nm High Performance Mobile SoC Design and Technology Co-developed for Performance, Power, and Area Scaling", Proc. VTS, 2017, pp. T70--T71.Google Scholar
- P. Zhao, S. M. Pandey, E. Banghart, X. He, R. Asra, V. Mahajan et al., "Influence of Stress Induced CT Local Layout Effect (LLE) on 14nm FinFET", Proc. VTS, 2017, pp. T228--T229.Google Scholar
- Design Technology Team, Samsung Electronics Co. Ltd., Personal Communication, May 2018.Google Scholar
- Cadence Innovus User Guide, http://www.cadence.comGoogle Scholar
- LEF/DEF Reference 5.7. http://www.si2.org/openeda.si2.org/projects/lefdefGoogle Scholar
- Si2 OpenAccess. http://www.si2.org/?page=69Google Scholar
- OpenCores: Open Source IP-Cores, http://www.opencores.orgGoogle Scholar
- OpenSTA: Static Timing Analyzer, https://github.com/abk-openroad/OpenSTAGoogle Scholar
- Synopsys Design Compiler User Guide, http://www.synopsys.comGoogle Scholar
Recommendations
On the design of p-channel step-FinFET at sub-10nm node: A parametric analysis
AbstractThis paper presents a three dimensional (3-D) statistical simulation study of a 7 nm technology node SOI p-channel step-FinFET and compares with that of a conventional FinFET (c-FinFET). For the first time we have investigated the impact of ...
FinFET based SRAMs in Sub-10nm domain
AbstractAn exponential rise in transistor count, have increased the power consumption of the modern digital system. Moreover, at lower technology node, the performance of conventional CMOS designs degrades because of the short channel effects (...
Interconnect scaling into the sub-10nm regime
SLIP '12: Proceedings of the International Workshop on System Level Interconnect PredictionScaling of conventional interconnects faces two major challenges: increased effective copper resistivity at nano-scale linewidth, and degraded copper wire reliability at higher current density. Analysis shows that when the linewidth of Cu wire scales ...
Comments