skip to main content
10.1145/3287624.3287754acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
demonstration

Design of heterogeneously-integrated memory system with storage class memories and NAND flash memories

Published:21 January 2019Publication History

ABSTRACT

Heterogeneously-integrated memory system is configured with various types of storage class memories (SCMs) and NAND flash memories. SCMs are faster than NAND flash, and they are divided into memory and storage types with their characteristics. NAND flash memories are also classified by the number of stored bits per memory cell. These non-volatile memories have trade-offs among access speed, capacity and bit cost. Therefore, mix and match of various non-volatile memories are essential to simultaneously achieve the best speed and cost of the storage. This paper proposes a design methodology with unique interaction of device, circuit and system to achieve the appropriate configurations in the heterogeneously-integrated memory system for application.

References

  1. H. Fujii et al., Symp. VLSI Circuits, 2012, pp. 134--135.Google ScholarGoogle Scholar
  2. C. Matsui et al., JJAP, vol. 56, no. 4S, pp. 04CE02-1 -- 04CE02-9, 2017.Google ScholarGoogle Scholar
  3. C. Matsui et al., ESSDERC, 2017, pp. 6--9.Google ScholarGoogle Scholar
  4. S. Ning et al., JJAP, vol. 53, no. 4S, pp. 04ED09-1 -- 04ED09-7, 2014.Google ScholarGoogle Scholar
  5. Y. Deguchi et al., A-SSCC, 2017, pp. 161--164.Google ScholarGoogle Scholar
  6. "Storage class memory: Towards a disruptively low-cost solid-state non-volatile memory," http://researcher.watson.ibm.com/researcher/files/us-gwburr/Almaden_SCM_overview_Jan2013.pdf, 2013.Google ScholarGoogle Scholar
  7. K. Takeuchi et al., JSSC, vol. 42, no. 1, pp. 219--232, 2007.Google ScholarGoogle Scholar
  8. K. Takeuchi, JSSC, vol. 44, no. 4, pp. 1227--1234, 2009.Google ScholarGoogle Scholar
  9. S. Okamoto et al., IMW, 2015, pp. 157--160.Google ScholarGoogle Scholar
  10. C. Sun et al., TCAS-I, vol. 61, no. 2, pp. 382--392, 2014.Google ScholarGoogle ScholarCross RefCross Ref
  11. MSR Cambridge Traces, http://iotta.snia.org/traces/388.Google ScholarGoogle Scholar
  12. S. Hachiya et al., SSDM, 2013, pp. 894--895.Google ScholarGoogle Scholar

Index Terms

  1. Design of heterogeneously-integrated memory system with storage class memories and NAND flash memories

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        ASPDAC '19: Proceedings of the 24th Asia and South Pacific Design Automation Conference
        January 2019
        794 pages
        ISBN:9781450360074
        DOI:10.1145/3287624

        Copyright © 2019 Owner/Author

        Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 21 January 2019

        Check for updates

        Qualifiers

        • demonstration

        Acceptance Rates

        Overall Acceptance Rate466of1,454submissions,32%

        Upcoming Conference

        ASPDAC '25

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader