research-article

Integrated flow for reverse engineering of nanoscale technologies

Authors:

Bernhard Lippmann,

Michael Werner,

Niklas Unverricht,

Anja Dübotzky,

Oliver Kellermann,

Helmut GraebAuthors Info & Claims

ASPDAC '19: Proceedings of the 24th Asia and South Pacific Design Automation Conference

Pages 82 - 89

https://doi.org/10.1145/3287624.3288738

Published: 21 January 2019 Publication History

Abstract

In view of potential risks of piracy and malicious manipulation of complex integrated circuits built in technologies of 45 nm and less, there is an increasing need for an effective and efficient process of reverse engineering. This paper provides an overview of the current process and details on a new tool for the acquisition and synthesis of large area images and the extraction of a layout. For the first time the error between the generated layout and the known drawn GDS will be compared quantitatively as a figure of merit (FOM). From this layout a circuit graph of an ECC encryption and the partitioning in circuit blocks will be extracted.

References

[1]

Christine A. Brantner, Martin Rasche, Kevin E. Burcham, Joseph Klingfus, Joel Fridmann, Jason E. Sanabia, Can E. Korman, and Anastas Popratiloff. 2016. A Reverse Engineering Approach for Imaging Neuronal Architecture - Large-Area, High-Resolution SEM Imaging. Retrieved October 22, 2018 from https://www.cambridge.org/core/services/aop-cambridge-core/content/view/D2B466671A2F495C692971C1CEEEFA06/S1551929516000730a.pdf/reverse_engineering_approach_for_imaging_neuronal_architecture_largearea_highresolution_sem_imaging.pdf

[2]

K. Briechle and U. Hanebeck. 2001. Template Matching using Fast Normalized Cross Correlation. na

[3]

G. H. Chisholm, S. T. Eckmann, C. M. Lain, and R. L. Veroff. 1999. Understanding integrated circuits., 26--37 pages.

Digital Library

[4]

Michael Eick. 2013. Structure and Signal Path Analysis for Analog and Digital Circuits. https://mediatum.ub.tum.de/doc/1128811/1128811.pdf

[5]

M. Fyrbiak, S. Strauß, C. Kison, S. Wallat, M. Elson, N. Rummel, and C. Paar. 2017. Hardware reverse engineering: Overview and open challenges. In 2017 IEEE 2nd International Verification and Security Workshop (IVSW). 88--94.

[6]

W. Li, Z. Wasson, and S. A. Seshia. 2012. Reverse engineering circuits using behavioral pattern mining., 83--88 pages.

[7]

Dura R. Pallares J. et al. Quijada, R. 2018. Large-Area Automated Layout Extraction Methodology for Full-IC Reverse Engineering. In J Hardw Syst Secur (2018) Springer International Publishing.

[8]

R. Quijada, A. Raventós, F. Tarrés, R. Durà, and S. Hidalgo. 2014. The use of digital image processing for IC reverse engineering. In 2014 IEEE 11th International Multi-Conference on Systems, Signals Devices (SSD14). 1--4.

[9]

Y. Shi, B. H. Gwee, Ye Ren, Thet Khaing Phone, and Chan Wai Ting. 2012. Extracting functional modules from flattened gate-level netlist., 538--543 pages.

[10]

P. Subramanyan, N. Tsiskaridze, Wenchao Li, A. Gascon, Wei Yang Tan, A. Tiwari, N. Shankar, S.A. Seshia, and S. Malik. 2014. Reverse Engineering Digital Circuits Using Structural and Functional Analyses., 63--80 pages.

[11]

R. Torrance and D. James. 2011. The state-of-the-art in semiconductor reverse engineering. In 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC). 333--338.

Digital Library

[12]

Manuel Vogel. 2010. Handbook of Charged Particle Optics (2nd. ed.). Vol. 51. Contemporary Physics.

[13]

M. Werner, B. Lippmann, J. Baehr, and H. Gräb. 2018. Reverse Engineering of Cryptographic Cores by Structural Interpretation Through Graph Analysis. In 2018 IEEE 3rd International Verification and Security Workshop (IVSW). 13--18.

[14]

J.L. White, M.J. Chung, A.S. Wojcik, and T.E. Doom. 2001. Efficient algorithms for subcircuit enumeration and classification for the module identification problem., 519--522 pages.

[15]

H. P. Yao, Qi Zhong, Vic Ku, C. K. Lo, Y. R. Wu, and Y. F. Hsieh. 2005. Circuitry analyses by using high quality image acquisition and multi-layer image merge technique. In Proceedings of the 12th International Symposium on the Physical and Failure Analysis of Integrated Circuits, 2005. IPFA 2005. 294--297.

Cited By

Cheng HYu CZhang C(2025)Segmentation of IC Images in Integrated Circuit Reverse Engineering Using EfficientNet Encoder Based on U‐Net++ ArchitectureInternational Journal of Circuit Theory and Applications10.1002/cta.4485Online publication date: 21-Feb-2025
https://doi.org/10.1002/cta.4485
Marazzi MSachsenweger TSolt FZeng PTakashi KYarema MRazavi K(2024)HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifiers with IC Imaging2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA59077.2024.00020(133-149)Online publication date: 29-Jun-2024
https://doi.org/10.1109/ISCA59077.2024.00020
Leander GPaar CSpeith JStennes L(2024)HAWKEYE – Recovering Symmetric Cryptography From Hardware CircuitsAdvances in Cryptology – CRYPTO 202410.1007/978-3-031-68385-5_11(340-376)Online publication date: 18-Aug-2024
https://dl.acm.org/doi/10.1007/978-3-031-68385-5_11
Show More Cited By

Recommendations

The state-of-the-art in semiconductor reverse engineering
DAC '11: Proceedings of the 48th Design Automation Conference

This presentation gives an overview of the place of reverse engineering (RE) in the semiconductor industry, and the techniques used to obtain information from semiconductor products.

The continuous drive of Moore's law to increase the integration level ...
Verification of physical designs using an integrated reverse engineering flow for nanoscale technologies
Abstract
Considering the potential risks of piracy and malicious manipulation of complex integrated circuits using worldwide distributed manufacturing sites, an effective and efficient reverse engineering process allows the verification of the ...
Highlights
- Introduction of a Figure of Merit (FOM) for the reverse engineering process performance through the comparison of design vs. physical layout.
Potential nanoelectronic integrated circuit technologies
Special issue on nanotechnology

We discuss the opportunities for Nanoelectronic devices based on resonant tunneling to impact integrated circuit (IC) technology. We believe that resonant tunneling diodes (RTDs) integrated with conventional compound semiconductor transistors will be ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ASPDAC '19: Proceedings of the 24th Asia and South Pacific Design Automation Conference

January 2019

794 pages

ISBN:9781450360074

DOI:10.1145/3287624

General Chair:
Toshiyuki Shibuya
Fujitsu Laboratories

Copyright © 2019 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

In-Cooperation

IEICE ESS: Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society
IEEE CAS
IEEE CEDA
IPSJ SIG-SLDM: Information Processing Society of Japan, SIG System LSI Design Methodology

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 21 January 2019

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ASPDAC '19

Sponsor:

SIGDA

ASPDAC '19: 24th Asia and South Pacific Design Automation Conference

January 21 - 24, 2019

Tokyo, Japan

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

23
Total Citations
View Citations
296
Total Downloads

Downloads (Last 12 months)22
Downloads (Last 6 weeks)6

Reflects downloads up to 03 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Cheng HYu CZhang C(2025)Segmentation of IC Images in Integrated Circuit Reverse Engineering Using EfficientNet Encoder Based on U‐Net++ ArchitectureInternational Journal of Circuit Theory and Applications10.1002/cta.4485Online publication date: 21-Feb-2025
https://doi.org/10.1002/cta.4485
Marazzi MSachsenweger TSolt FZeng PTakashi KYarema MRazavi K(2024)HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifiers with IC Imaging2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA59077.2024.00020(133-149)Online publication date: 29-Jun-2024
https://doi.org/10.1109/ISCA59077.2024.00020
Leander GPaar CSpeith JStennes L(2024)HAWKEYE – Recovering Symmetric Cryptography From Hardware CircuitsAdvances in Cryptology – CRYPTO 202410.1007/978-3-031-68385-5_11(340-376)Online publication date: 18-Aug-2024
https://dl.acm.org/doi/10.1007/978-3-031-68385-5_11
Zargari AAshrafiAmiri MSeo MPudukotai Dinakarrao SFouda MKurdahi F(2023)CAPTIVE: Constrained Adversarial Perturbations to Thwart IC Reverse EngineeringInformation10.3390/info1412065614:12(656)Online publication date: 11-Dec-2023
https://doi.org/10.3390/info14120656
Díaz-Rizo AAboushady HStratigopoulos H(2023)Leaking Wireless ICs via Hardware Trojan-Infected SynchronizationIEEE Transactions on Dependable and Secure Computing10.1109/TDSC.2022.321850720:5(3845-3859)Online publication date: 1-Sep-2023
https://doi.org/10.1109/TDSC.2022.3218507
Bette AFalter RLudwig MLippmann BSiegelin FEgger PKnoll A(2023)No-Reference Image Quality Assessment for Reverse Engineering of Integrated Circuits2023 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)10.1109/IPFA58228.2023.10249049(1-9)Online publication date: 24-Jul-2023
https://doi.org/10.1109/IPFA58228.2023.10249049
Wilson RLu HZhu MForte DWoodard D(2022)REFICS: A Step Towards Linking Vision with Hardware Assurance2022 IEEE/CVF Winter Conference on Applications of Computer Vision (WACV)10.1109/WACV51458.2022.00352(3461-3470)Online publication date: Jan-2022
https://doi.org/10.1109/WACV51458.2022.00352
Elshamy MNatale GSayed APavlidis ALouerat MAboushady HStratigopoulos H(2022)Digital-to-Analog Hardware Trojan AttacksIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2021.311680669:2(573-586)Online publication date: Feb-2022
https://doi.org/10.1109/TCSI.2021.3116806
Leonhard JLimaye NTurk SSayed ARizo AAboushady HSinanoglu OStratigopoulos H(2022)Digitally Assisted Mixed-Signal Circuit SecurityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.311155041:8(2449-2462)Online publication date: Aug-2022
https://doi.org/10.1109/TCAD.2021.3111550
Baehr JHepp ABrunner MMalenko MSigl G(2022)Open Source Hardware Design and Hardware Reverse Engineering: A Security Analysis2022 25th Euromicro Conference on Digital System Design (DSD)10.1109/DSD57027.2022.00073(504-512)Online publication date: Aug-2022
https://doi.org/10.1109/DSD57027.2022.00073
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten