Cited By
View all- Sheng QChen HLai CHuang XLiu YHuang XYin H(2024)Fast Linear Equation Solving Algorithm and its Pipelined Hardware Architecture Design for VVC Affine Motion EstimationIEEE Transactions on Circuits and Systems for Video Technology10.1109/TCSVT.2024.341442234:11_Part_1(11229-11240)Online publication date: 14-Jun-2024
- Zhang JZhang YZhang H(2024)An efficient hardware architecture of integer motion estimation based on early termination and data reuse for Versatile video codingExpert Systems with Applications10.1016/j.eswa.2023.122706242(122706)Online publication date: May-2024
- Chang CChen PChin WChou SYang Y(2023)Hardware-efficient algorithm and architecture design with memory and complexity reduction for semi-global matchingIntegration, the VLSI Journal10.1016/j.vlsi.2023.05.00592:C(99-105)Online publication date: 1-Sep-2023
- Show More Cited By