Xuedi Wang
ABSTRACT
High-precision digital-to-analog converter (DAC) is a critical component in process control, data acquisition, and testing instruments. In order to achieve high resolution and a wide-temperature range, conventional designs have been adopting high-cost thin-film resistors with laser-trimming to improve the matching property and thus the DAC resolution. In this work, targeting at lowering the cost, we propose an analog resistor redundancy, full code, and piecewise-linear calibration scheme to enable the use of low-cost poly resistors in a standard CMOS process. In order to overcome the drift over a wide temperature range, a feedback circuit is proposed to guarantee that the resistance of the switch can track the resistor with temperature changes. Therefore, the DAC can be calibrated under a specific temperature and tested under an arbitrary temperature from -40℃ to 85℃ using the same calibration codes. The 16b DAC was implemented in a 0.25μm 5V CMOS process with 5V CMOS devices and poly resistors rather than thin film resistor. The test result shows that it can achieve the INL≤0.5LSB, INL≤4LSB, and INL≤4LSB at 25℃, -40℃, and 85℃, respectively, using the same calibration code. It settles in 1μs and it has below 5nV ⋅ s glitch. The current consumption is 1.7mA from 5V voltage supplies.
- Chun-Chieh Chen and Nan-Ku Lu. 2013. Nonlinearity analysis of R-2R ladder-based current-steering digital to analog converter. In Circuits and Systems (ISCAS), 2013 IEEE International Symposium on. IEEE, 833--836.Google Scholar
Cross Ref
- Hua Fan, Dagang Li, Kelin Zhang, Yuanjun Cen, Quanyuan Feng, Fei Qiao, and Hadi Heidari. 2018. A 4-Channel 12-Bit High-Voltage Radiation-Hardened Digital-to-Analog Converter for Low Orbit Satellite Applications. IEEE Transactions on Circuits and Systems I: Regular Papers 99 (2018), 1--9.Google Scholar
- Chi-Hung Lin, F. Van Der Goes, J. Westra, Jan Mulder, Yu Lin, Erol Arslan, Emre Ayranci, Xiaodong Liu, and Klaas Bult. 2009. A 12b 2.9 GS/s DAC with IM3?- 60dBc beyond 1GHz in 65nm CMOS. In Solid-State Circuits Conference-Digest of Technical Papers, 2009. ISSCC 2009. IEEE International. IEEE, 74--75.Google Scholar
- David Marche and Yvon Savaria. 2010. Modeling R-2R segmented-ladder DACs. IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 57, 1 (2010), 31--43. Google ScholarDigital Library
- David Marche, Yvon Savaria, and Yves Gagnon. 2008. Laser fine-tuneable deep sub-micron CMOS 14 bit DAC. IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 55, 8 (2008), 2157--2165.Google ScholarCross Ref
- Roddy C. McLachlan, Alan Gillespie, Michael C. W. Coln, Douglas Chisholm, and Denise T. Lee. 2013. A 20b clockless DAC with sub-ppm-inl 7.5 nv Hz-noise and 0.05 ppm c-stability. IEEE J. Solid-State Circuits, Vol. 48, 12 (2013), 3028--3037.Google ScholarCross Ref
- Richard A. Meaney and Raymond J. Speer. 1991. Voltage-switching d/a converter using p-And n-channel mosfets. US Patent 5,075,677.Google Scholar
- Douglas A. Mercer. 2007. Low-Power Approaches to High-Speed Current-Steering Digital-to-Analog Converters in 0.18μ m CMOS. IEEE Journal of Solid-State Circuits, Vol. 42, 8 (2007), 1688--1698.Google ScholarCross Ref
- J. Ramirez-Angulo and Randall L. Geiger. 1988. New laser-trimmed film resistor structures for very high stability requirements. IEEE Transactions on Electron Devices, Vol. 35, 4 (1988), 516--518.Google ScholarCross Ref
- Bruce J. Tesch and Juan C. Garcia. 1997. A low glitch 14-b 100-MHz D/A converter. IEEE Journal of Solid-State Circuits, Vol. 32, 9 (1997), 1465--1469.Google ScholarCross Ref
- Xiaoliang Yao, Liyuan Liu, Dongmei Li, Liangdong Chen, and Zhihua Wang. 2010. A 90dB DR audio delta-sigma DAC with headphone driver for hearing aid. In Image and Signal Processing (CISP), 2010 3rd International Congress on, Vol. 6. IEEE, 2890--2893.Google ScholarCross Ref
Index Terms
- A 16b Clockless Digital-to-Analog Converter with Ultra-Low-Cost Poly Resistors Supporting Wide-Temperature Range from -40°C to 85°C
Recommendations
Analysis design of area efficient segmentation digital to analog converter for ultra-low power successive approximation analog to digital converter
This article presents analysis design of area efficient segmentation analog to digital power successive approximation analog to digital converter. A 10-bit 10-kS/s successive approximation analog-to-digital converter (SAR ADC) is designed by using ...
Comparator Generation and Selection for Highly Linear CMOS Flash Analog-to-Digital Converter
This paper presents a comparator generation and selection method to reduce the linearity errors—DNL and INL—for a CMOS flash analog-to-digital converter (ADC) based on threshold inverter quantization (TIQ) technique. The TIQ flash ADC requires 2n − 1 ...
A highly-digital VCO-based analog-to-digital converter using phase interpolator and digital calibration
A first-order time-based ΔΣ modulator using voltage-controlled oscillator (VCO) is presented. The proposed modulator employs phase interpolation technique to enhance the time resolution of the VCO and digital calibration to improve the linearity of the ...
Comments