Akshitha Sriraman
ABSTRACT
The variety and complexity of microservices in warehouse-scale data centers has grown precipitously over the last few years to support a growing user base and an evolving product portfolio. Despite accelerating microservice diversity, there is a strong requirement to limit diversity in underlying server hardware to maintain hardware resource fungibility, preserve procurement economies of scale, and curb qualification/test overheads. As such, there is an urgent need for strategies that enable limited server CPU architectures (a.k.a "SKUs") to provide performance and energy efficiency over diverse microservices. To this end, we first undertake a comprehensive characterization of the top seven microservices that run on the compute-optimized data center fleet at Facebook.
Our characterization reveals profound diversity in OS and I/O interaction, cache misses, memory bandwidth utilization, instruction mix, and CPU stall behavior. Whereas customizing a CPU SKU for each microservice might be beneficial, it is prohibitive. Instead, we argue for "soft SKUs", wherein we exploit coarse-grain (e.g., boot time) configuration knobs to tune the platform for a particular microservice. We develop a tool, μSKU, that automates search over a soft-SKU design space using A/B testing in production and demonstrate how it can obtain statistically significant gains (up to 7.2% and 4.5% performance improvement over stock and production servers, respectively) with no additional hardware requirements.
- S. Kanev, J. P. Darago, K. Hazelwood, P. Ranganathan, T. Moseley, G.-Y. Wei, and D. Brooks, "Profiling a warehouse-scale computer," in International Symposium on Computer Architecture, 2015. Google Scholar
Digital Library
- "The biggest thing amazon got right: The platform." https://gigaom.com/2011/10/12/419-the-biggest-thing-amazon-got-right-the-platform/.Google Scholar
- "Adopting microservices at netflix: Lessons for architectural design." https://www.nginx.com/blog/microservices-at-netflix-architectural-best-practices/.Google Scholar
- "Scaling Gilt: from Monolithic Ruby Application to Distributed Scala Micro-Services Architecture." https://www.infoq.com/presentations/scale-gilt.Google Scholar
- M. Villamizar, O. Garcés, H. Castro, M. Verano, L. Salamanca, R. Casallas, and S. Gil, "Evaluating the monolithic and the microservice architecture pattern to deploy web applications in the cloud," in Computing Colombian Conference, 2015.Google Scholar
- "What is microservices architecture?." https://smartbear.com/learn/api-design/what-are-microservices/.Google Scholar
- S. Kanev, K. Hazelwood, G.-Y. Wei, and D. Brooks, "Tradeoffs between power management and tail latency in warehouse-scale applications," in IEEE International Symposium on Workload Characterization, 2014.Google Scholar
- I. Nadareishvili, R. Mitra, M. McLarty, and M. Amundsen, Microservice Architecture: Aligning Principles, Practices, and Culture. 2016. Google ScholarDigital Library
- A. Sriraman and T. F. Wenisch, "μSuite: A Benchmark Suite for Microservices," in IEEE International Symposium on Workload Characterization, 2018.Google Scholar
- A. Sriraman, "Unfair Data Centers for Fun and Profit," in Wild and Crazy Ideas (ASPLOS), 2019.Google Scholar
- A. Sriraman and T. F. Wenisch, "μTune: Auto-Tuned Threading for OLDI Microservices," in Proceedings of the 12th USENIX conference on Operating Systems Design and Implementation, 2018.Google Scholar
- B. Fitzpatrick, "Distributed Caching with Memcached," Linux J., 2004. Google ScholarDigital Library
- "Mcrouter." https://github.com/facebook/mcrouter.Google Scholar
- Y. Zhang, D. Meisner, J. Mars, and L. Tang, "Treadmill: Attributing the Source of Tail Latency Through Precise Load Testing and Statistical Inference," in International Symposium on Computer Architecture, 2016. Google ScholarDigital Library
- X. He, J. Pan, O. Jin, T. Xu, B. Liu, T. Xu, Y. Shi, A. Atallah, R. Herbrich, S. Bowers, and J. Q. n. Candela, "Practical Lessons from Predicting Clicks on Ads at Facebook," in International Workshop on Data Mining for Online Advertising, 2014. Google ScholarDigital Library
- N. Bronson, Z. Amsden, G. Cabrera, P. Chakka, P. Dimov, H. Ding, J. Ferris, A. Giardullo, S. Kulkarni, H. C. Li, et al., "TAO: Facebook's Distributed Data Store for the Social Graph," in USENIX Annual Technical Conference, 2013. Google ScholarDigital Library
- M. Zuckerberg, R. Sanghvi, A. Bosworth, C. Cox, A. Sittig, C. Hughes, K. Geminder, and D. Corson, "Dynamically providing a news feed about a user of a social network," 2010.Google Scholar
- G. Ottoni, "HHVM JIT: A Profile-guided, Region-based Compiler for PHP and Hack," in Conference on Programming Language Design and Implementation, 2018. Google ScholarDigital Library
- J. L. Henning, "Spec cpu2006 benchmark descriptions," SIGARCH Comp. Arch. News, 2006. Google ScholarDigital Library
- A. Limaye and T. Adegbija, "A Workload Characterization of the SPEC CPU2017 Benchmark Suite," in International Symposium on Performance Analysis of Systems and Software, 2018.Google Scholar
- M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee, D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi, "Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware," in International Conference on Architectural Support for Programming Languages and Operating Systems, 2012.Google ScholarDigital Library
- Y. Gan and C. Delimitrou, "The Architectural Implications of Cloud Microservices," IEEE Computer Architecture Letters, 2018.Google Scholar
- G. Ayers, J. H. Ahn, C. Kozyrakis, and P. Ranganathan, "Memory Hierarchy for Web Search," in International Symposium on High Performance Computer Architecture (HPCA), 2018.Google Scholar
- O. Yamauchi, Hack and HHVM: programming productivity without breaking things. 2015. Google ScholarDigital Library
- K. Adams, J. Evans, B. Maher, G. Ottoni, A. Paroski, B. Simmers, E. Smith, and O. Yamauchi, "The hiphop virtual machine," in Acm Sigplan Notices, 2014. Google ScholarDigital Library
- E. Rader and R. Gray, "Understanding user beliefs about algorithmic curation in the facebook news feed," in ACM conference on human factors in computing systems, 2015.Google Scholar
- E. Bakshy, S. Messing, and L. A. Adamic, "Exposure to ideologically diverse news and opinion on Facebook," Science, 2015.Google Scholar
- K. Hazelwood, S. Bird, D. Brooks, S. Chintala, U. Diril, D. Dzhulgakov, M. Fawzy, B. Jia, Y. Jia, and A. Kalro, "Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective," in International Symposium on High Performance Computer Architecture, 2018.Google Scholar
- V. Venkataramani, Z. Amsden, N. Bronson, G. Cabrera III, P. Chakka, P. Dimov, H. Ding, J. Ferris, A. Giardullo, and J. Hoon, "Tao: how facebook serves the social graph," in International Conference on Management of Data, 2012. Google ScholarDigital Library
- J. L. Carlson, Redis in Action. 2013. Google ScholarDigital Library
- J. Doweck, W.-F. Kao, A. K.-y. Lu, J. Mandelblat, A. Rahatekar, L. Rappoport, E. Rotem, A. Yasin, and A. Yoaz, "Inside 6th-generation intel core: new microarchitecture code-named skylake," IEEE Micro, 2017. Google ScholarDigital Library
- "Unlock system performance in dynamic environments." https://www.intel.com/content/www/us/en/architecture-and-technology/resource-director-technology.html.Google Scholar
- C. Intel, "Improving Real-Time Performance by Utilizing Cache Allocation Technology," Intel Corporation, April, 2015.Google Scholar
- "Code and Data Prioritization - Introduction and Usage Models in the Intel Xeon Processor E5 v4 Family." https://software.intel.com/en-us/articles/introduction-to-code-and-data-prioritization-with-usage-models.Google Scholar
- D. Borthakur, J. Gray, J. S. Sarma, K. Muthukkaruppan, N. Spiegelberg, H. Kuang, K. Ranganathan, D. Molkov, A. Menon, and S. Rash, "Apache Hadoop goes realtime at Facebook," in International Conference on Management of data, 2011. Google ScholarDigital Library
- T. Pelkonen, S. Franklin, J. Teller, P. Cavallaro, Q. Huang, J. Meza, and K. Veeraraghavan, "Gorilla: A fast, scalable, in-memory time series database," Proceedings of the VLDB Endowment, 2015. Google ScholarDigital Library
- A. S. Aiyer, M. Bautin, G. J. Chen, P. Damania, P. Khemani, K. Muthukkaruppan, K. Ranganathan, N. Spiegelberg, L. Tang, and M. Vaidya, "Storage infrastructure behind Facebook messages: Using HBase at scale," IEEE Data Eng. Bull., 2012.Google Scholar
- G. Ren, E. Tune, T. Moseley, Y. Shi, S. Rus, and R. Hundt, "Google-wide profiling: A continuous profiling infrastructure for data centers," IEEE micro, 2010. Google ScholarDigital Library
- "Emon user's guide." https://software.intel.com/en-us/download/emon-user-guide.Google Scholar
- N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. S. Manasse, and R. Panigrahy, "Design tradeoffs for SSD performance," in USENIX Annual Technical Conference, 2008. Google ScholarDigital Library
- "Intel and Micron Produce Breakthrough Memory Technology." https://newsroom.intel.com/news-releases/intel-and-micron-produce-breakthrough-memory-technology/.Google Scholar
- V. Gogte, S. Diestelhorst, W. Wang, S. Narayanasamy, P. M. Chen, and T. F. Wenisch, "Persistency for synchronization-free regions," in Programming Language Design and Implementation, 2018. Google ScholarDigital Library
- A. Kolli, V. Gogte, A. Saidi, S. Diestelhorst, P. M. Chen, S. Narayanasamy, and T. F. Wenisch, "Language-level Persistency," in International Symposium on Computer Architecture, 2017. Google ScholarDigital Library
- J. Vienne, J. Chen, M. Wasi-Ur-Rahman, N. S. Islam, H. Subramoni, and D. K. Panda, "Performance analysis and evaluation of infiniband fdr and 40gige roce on hpc and cloud computing systems," in IEEE 20th Annual Symposium on High-Performance Interconnects, 2012. Google ScholarDigital Library
- S. Cho, A. Suresh, T. Palit, M. Ferdman, and N. Honarmand, "Taming the Killer Microsecond," in International Symposium on Microarchitecture, 2018.Google Scholar
- L. Barroso, M. Marty, D. Patterson, and P. Ranganathan, "Attack of the Killer Microseconds," Communications of the ACM, 2017. Google ScholarDigital Library
- A. Mirhosseini, A. Sriraman, and T. F. Wenisch, "Enhancing server efficiency in the face of killer microseconds," in International Symposium on High Performance Computer Architecture, 2019.Google Scholar
- A. Mirhosseini, A. Sriraman, and T. F. Wenisch, "Hiding the Microsecond-Scale Latency of Storage-Class Memories with Duplexity," in Annual Non-Volative Memories Workshop, 2019.Google Scholar
- L. Luo, A. Sriraman, B. Fugate, S. Hu, G. Pokam, C. J. Newburn, and J. Devietti, "LASER: Light, Accurate Sharing dEtection and Repair," in International Symposium on High Performance Computer Architecture, 2016.Google Scholar
- A. Sriraman and T. F. Wenisch, "Performance-Efficient Notification Paradigms for Disaggregated OLDI Microservices," in Workshop on Resource Disaggregation, 2019.Google Scholar
- A. Sriraman, S. Liu, S. Gunbay, S. Su, and T. F. Wenisch, "Deconstructing the Tail at Scale Effect Across Network Protocols," The Annual Workshop on Duplicating, Deconstructing, and Debunking, 2016.Google Scholar
- D. Tsafrir, "The context-switch overhead inflicted by hardware interrupts (and the enigma of do-nothing loops)," in Workshop on Experimental computer science, 2007. Google ScholarDigital Library
- C. Li, C. Ding, and K. Shen, "Quantifying the cost of context switch," in Workshop on Experimental computer science, 2007. Google ScholarDigital Library
- Y. Dong, X. Yang, J. Li, G. Liao, K. Tian, and H. Guan, "High performance network virtualization with SR-IOV," Journal of Parallel and Distributed Computing, 2012. Google ScholarDigital Library
- E. Y. Jeong, S. Woo, M. Jamshed, H. Jeong, S. Ihm, D. Han, and K. Park, "mTCP: A Highly Scalable User-level TCP Stack for Multicore Systems," in USENIX Conference on Networked Systems Design and Implementation, 2014. Google ScholarDigital Library
- A. Belay, G. Prekas, A. Klimovic, S. Grossman, C. Kozyrakis, and E. Bugnion, "IX: A Protected Dataplane Operating System for High Throughput and Low Latency," in USENIX Conference on Operating Systems Design and Implementation, 2014. Google ScholarDigital Library
- A. Belay, A. Bittau, A. Mashtizadeh, D. Terei, D. Mazières, and C. Kozyrakis, "Dune: Safe User-level Access to Privileged CPU Features," in USENIX Symposium on Operating Systems Design and Implementation, 2012. Google ScholarDigital Library
- P. Emmerich, M. Pudelko, S. Bauer, and G. Carle, "User Space Network Drivers," in Proceedings of the Applied Networking Research Workshop, 2018. Google ScholarDigital Library
- M. Lavasani, H. Angepat, and D. Chiou, "An FPGA-based in-line accelerator for memcached," IEEE Computer Architecture Letters, 2013. Google ScholarDigital Library
- T. R. Learmont, "Fine-grained consistency mechanism for optimistic concurrency control using lock groups," 2001.Google Scholar
- C. J. Blythe, G. A. Cuomo, E. A. Daughtrey, and M. R. Hogstrom, "Dynamic thread pool tuning techniques," 2007.Google Scholar
- A. Starovoitov, "BPF in LLVM and kernel," in Linux Plumbers Conference, 2015.Google Scholar
- A. Yasin, Y. Ben-Asher, and A. Mendelson, "Deep-dive analysis of the data analytics workload in cloudsuite," in International Symposium on Workload Characterization, 2014.Google Scholar
- D. Chen, D. X. Li, and T. Moseley, "AutoFDO: Automatic feedback-directed optimization for warehouse-scale applications," in International Symposium on Code Generation & Optimization, 2016. Google ScholarDigital Library
- T. Johnson, M. Amini, and X. D. Li, "ThinLTO: scalable and incremental LTO," in IEEE/ACM International Symposium on Code Generation and Optimization, 2017. Google Scholar
- N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki, "Reactive NUCA: Near-optimal Block Placement and Replication in Distributed Caches," in International Symposium on Computer Architecture, 2009. Google ScholarDigital Library
- I. Papadakis, K. Nikas, V. Karakostas, G. Goumas, and N. Koziris, "Improving QoS and Utilisation in modern multi-core servers with Dynamic Cache Partitioning," in Proceedings of the Joined Workshops COSH 2017 and VisorHPC 2017, 2017.Google Scholar
- P. Lotfi-Kamran, B. Grot, M. Ferdman, S. Volos, O. Kocberber, J. Picorel, A. Adileh, D. Jevdjic, S. Idgunji, E. Ozer, and B. Falsafi, "Scale-out Processors," in International Symposium on Computer Architecture, 2012. Google ScholarDigital Library
- S. Bharadwaj, G. Cox, T. Krishna, and A. Bhattacharjee, "Scalable Distributed Shared Last-Level TLBs Using Low-Latency Interconnects," in International Symposium on Microarchitecture, 2018.Google Scholar
- R. Kumar, B. Grot, and V. Nagarajan, "Blasting Through the Front-End Bottleneck with Shotgun," in International Conference on Architectural Support for Programming Languages and Operating Systems, 2018. Google ScholarDigital Library
- A. Bhattacharjee, "Translation-Triggered Prefetching," in International Conference on Architectural Support for Programming Languages and Operating Systems, 2017. Google ScholarDigital Library
- G. Cox and A. Bhattacharjee, "Efficient Address Translation for Architectures with Multiple Page Sizes," in International Conference on Architectural Support for Programming Languages and Operating Systems, 2017. Google ScholarDigital Library
- B. Pham, A. Bhattacharjee, Y. Eckert, and G. H. Loh, "Increasing TLB reach by exploiting clustering in page translations," in International Symposium on High Performance Computer Architecture, 2014.Google Scholar
- B. Pham, V. Vaidyanathan, A. Jaleel, and A. Bhattacharjee, "Colt: Coalesced large-reach TLBs," in International Symposium on Microarchitecture, 2012. Google ScholarDigital Library
- V. Karakostas, J. Gandhi, F. Ayar, A. Cristal, M. D. Hill, K. S. McKinley, M. Nemirovsky, M. M. Swift, and O. Ünsal, "Redundant Memory Mappings for Fast Access to Large Memories," in International Symposium on Computer Architecture, 2015. Google ScholarDigital Library
- "Intel Memory Latency Checker v3.6." https://software.intel.com/en-us/articles/intelr-memory-latency-checker.Google Scholar
- B. Falsafi and T. F. Wenisch, "A primer on hardware prefetching," Synthesis Lectures on Computer Architecture, 2014.Google ScholarCross Ref
- D. Meisner, J. Wu, and T. F. Wenisch, "BigHouse: A Simulation Infrastructure for Data Center Systems," in International Symposium on Performance Analysis of Systems & Software, 2012. Google ScholarDigital Library
- E. Rotem, "Intel architecture, code name Skylake deep dive: A new architecture to manage power performance and energy efficiency," in Intel Developer Forum, 2015.Google Scholar
- D. Hackenberg, R. Schöne, T. Ilsche, D. Molka, J. Schuchart, and R. Geyer, "An energy efficiency feature survey of the intel haswell processor," in IEEE International Parallel and Distributed Processing Symposium Workshop, 2015. Google ScholarDigital Library
- H. Akkan, M. Lang, and L. M. Liebrock, "Stepping towards noiseless linux environment," in International workshop on runtime and operating systems for supercomputers, 2012. Google ScholarDigital Library
- "Intel resource director technology (rdt) in linux." https://01.org/intel-rdt-linux.Google Scholar
- "Disclosure of H/W prefetcher control on some Intel processors." https://software.intel.com/en-us/articles/disclosure-of-hw-prefetcher-control-on-some-intel-processors.Google Scholar
- A. Arcangeli, "Transparent hugepage support," in KVM forum, 2010.Google Scholar
- A. S. Gadre, K. Kabra, A. Vasani, and K. Darak, "X-xen: huge page support in xen," in Linux Symposium, 2011.Google Scholar
- B. Selman and C. P. Gomes, "Hill-climbing search," Encyclopedia of Cognitive Science, 2006.Google Scholar
- L. A. Barroso, J. Dean, and U. Holzle, "Web search for a planet: The google cluster architecture," in IEEE Micro, 2003. Google ScholarDigital Library
- K. Lim, P. Ranganathan, J. Chang, C. Patel, T. Mudge, and S. Reinhardt, "Understanding and designing new server architectures for emerging warehouse-computing environments," in ACM SIGARCH Computer Architecture News, 2008. Google ScholarDigital Library
- V. Janapa Reddi, B. C. Lee, T. Chilimbi, and K. Vaid, "Web search using mobile cores: quantifying and mitigating the price of efficiency," in ACM SIGARCH Computer Architecture News, 2010. Google ScholarDigital Library
- D. G. Andersen, J. Franklin, M. Kaminsky, A. Phanishayee, L. Tan, and V. Vasudevan, "Fawn: A fast array of wimpy nodes," in Symposium on Operating Systems Principles, 2009. Google ScholarDigital Library
- P. Trancoso, J.-L. Larriba-Pey, Z. Zhang, and J. Torrellas, "The memory performance of DSS commercial workloads in shared-memory multiprocessors," in International Symposium High-Performance Computer Architecture, 1997. Google ScholarDigital Library
- L. A. Barroso, K. Gharachorloo, and E. Bugnion, "Memory system characterization of commercial workloads," in ACM SIGARCH Computer Architecture News, 1998. Google ScholarDigital Library
- P. Andrew, M. C. Adrian, S. C. Eric, D. Chiou, and K. Constantinides, "A reconfigurable fabric for accelerating large-scale datacenter services," in International Symposium on Computer Architecuture, 2014. Google ScholarDigital Library
- Z. Jia, L. Wang, J. Zhan, L. Zhang, and C. Luo, "Characterizing data analysis workloads in data centers," in International Symposium on Workload Characterization, 2013.Google Scholar
- C. Kozyrakis, A. Kansal, S. Sankar, and K. Vaid, "Server engineering insights for large-scale online services," IEEE micro, 2010. Google ScholarDigital Library
- Y. Zhu, D. Richins, M. Halpern, and V. J. Reddi, "Microarchitectural Implications of Event-driven Server-side Web Applications," in International Symposium on Microarchitecture, 2015. Google ScholarDigital Library
- H. M. Makrani and H. Homayoun, "MeNa: A memory navigator for modern hardware in a scale-out environment," in International Symposium on Workload Characterization, 2017.Google Scholar
- C.-H. Hsu, Y. Zhang, M. A. Laurenzano, D. Meisner, T. Wenisch, L. Tang, J. Mars, and R. Dreslinski, "Adrenaline: Pinpointing and Reining in Tail Queries with Quick Voltage Boosting," in International Symposium on High Performance Computer Architecture, 2015.Google Scholar
- H. Kasture, D. B. Bartolini, N. Beckmann, and D. Sanchez, "Rubik: Fast analytical power management for latency-critical systems," in International Symposium on Microarchitecture, 2015. Google ScholarDigital Library
- G. Prekas, M. Primorac, A. Belay, C. Kozyrakis, and E. Bugnion, "Energy Proportionality and Workload Consolidation for Latency-critical Applications," in ACM Symposium on Cloud Computing, 2015. Google ScholarDigital Library
- M. E. Haque, Y. He, S. Elnikety, T. D. Nguyen, R. Bianchini, and K. S. McKinley, "Exploiting Heterogeneity for Tail Latency and Energy Efficiency," in International Symposium on Microarchitecture, 2017. Google ScholarDigital Library
- S. Panneerselvam and M. Swift, "Rinnegan: Efficient Resource Use in Heterogeneous Architectures," in International Conference on Parallel Architectures and Compilation, 2016. Google ScholarDigital Library
- C. Delimitrou and C. Kozyrakis, "Amdahl's law for tail latency," Communications of the ACM, 2018. Google ScholarDigital Library
- K. Chang, A. Kashyap, H. Hassan, S. Ghose, K. Hsieh, D. Lee, T. Li, G. Pekhimenko, S. Khan, and O. Mutlu, "Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization," in International Conference on Measurement and Modeling of Computer Science, 2016.Google ScholarDigital Library
- M. Awasthi, "Rethinking Design Metrics for Datacenter DRAM," in International Symposium on Memory Systems, 2015. Google ScholarDigital Library
- S. Volos, D. Jevdjic, B. Falsafi, and B. Grot, "An effective dram cache architecture for scale-out servers," tech. rep., 2016.Google Scholar
- Y. Wang, A. Tavakkol, L. Orosa, S. Ghose, N. Ghiasi, M. Patel, J. S. Kim, H. Hassan, M. Sadrosadati, and O. Mutlu, "Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration," in International Symposium on Microarchitecture, 2018.Google Scholar
- C. Kaynak, B. Grot, and B. Falsafi, "Confluence: Unified Instruction Supply for Scale-out Servers," in International Symposium on Microarchitecture, 2015. Google ScholarDigital Library
- J. Li, N. K. Sharma, D. R. K. Ports, and S. D. Gribble, "Tales of the Tail: Hardware, OS, and Application-level Sources of Tail Latency," in ACM Symposium on Cloud Computing, 2014. Google ScholarDigital Library
- M. Kambadur, T. Moseley, R. Hank, and M. A. Kim, "Measuring interference between live datacenter applications," in International Conference on High Performance Computing, Networking, Storage and Analysis, 2012. Google ScholarDigital Library
- J. Mars, L. Tang, R. Hundt, K. Skadron, and M. L. Soffa, "Bubble-up: Increasing utilization in modern warehouse scale computers via sensible co-locations," in International Symposium on Microarchitecture, 2011. Google ScholarDigital Library
- X. Zhang, E. Tune, R. Hagmann, R. Jnagal, V. Gokhale, and J. Wilkes, "Cpi 2: CPU performance isolation for shared compute clusters," in European Conference on Computer Systems, 2013. Google ScholarDigital Library
- Y. Xu, Z. Musgrave, B. Noble, and M. Bailey, "Bobtail: Avoiding Long Tails in the Cloud," in NSDI, 2013. Google ScholarDigital Library
- L. Tang, J. Mars, N. Vachharajani, R. Hundt, and M. L. Soffa, "The Impact of Memory Subsystem Resource Sharing on Datacenter Applications," in Int. Symposium on Computer Architecture, 2011. Google ScholarDigital Library
- J. Mars and L. Tang, "Whare-map: heterogeneity in homogeneous warehouse-scale computers," in International Symposium on Computer Architecture, 2013. Google ScholarDigital Library
- C. Delimitrou and C. Kozyrakis, "Paragon: QoS-aware Scheduling for Heterogeneous Datacenters," in International Conference on Architectural Support for Programming Languages and Operating Systems, 2013. Google ScholarDigital Library
- X. Yang, S. M. Blackburn, and K. S. McKinley, "Elfen Scheduling: Fine-Grain Principled Borrowing from Latency-Critical Workloads Using Simultaneous Multithreading," in USENIX Annual Technical Conference, 2016. Google ScholarDigital Library
- N. Mishra, J. D. Lafferty, and H. Hoffmann, "Esp: A machine learning approach to predicting application interference," in International Conference on Autonomic Computing, 2017.Google Scholar
Index Terms
- SoftSKU: optimizing server architectures for microservice diversity @scale
Recommendations
Performance Modeling for Cloud Microservice Applications
ICPE '19: Proceedings of the 2019 ACM/SPEC International Conference on Performance EngineeringMicroservices enable a fine-grained control over the cloud applications that they constitute and thus became widely-used in the industry. Each microservice implements its own functionality and communicates with other microservices through language- and ...
Maximizing the Serviceability of Partially Reconfigurable FPGA Systems in Multi-tenant Environment
FPGA '20: Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate ArraysIn cloud computing, software is transitioning from monolithic to microservices architecture to improve the maintainability, upgradability and the flexibility of the applications. They are able to request a service with different implementations of the ...
Verification of Microservices Using Metamorphic Testing
Algorithms and Architectures for Parallel ProcessingAbstractMicroservices architecture is drawing more and more attention recently. By dividing the monolithic application into different services, microservices-based applications are more flexible, scalable and portable than traditional applications. ...
Comments