skip to main content
10.1145/3316781.3317738acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

A Cellular Automata Guided Obfuscation Strategy For Finite-State-Machine Synthesis

Published:02 June 2019Publication History

ABSTRACT

A popular countermeasure against IP piracy relies on obfuscating the Finite State Machine (FSM), which is assumed to be the heart of a digital system. In this paper, we propose to use a special class of non-group additive cellular automata (CA) called D1 * CA, and it's counterpart D1 * CAdual to obfuscate each state-transition of an FSM. The synthesized FSM exhibits correct state-transitions only for a correct key, which is a designer's secret. The proposed easily testable key-controlled FSM synthesis scheme can thwart reverse engineering attacks, thus offers IP protection.

References

  1. Yousra Alkabani and Farinaz Koushanfar. 2007. Active Hardware Metering for Intellectual Property Protection and Security.. In USENIX security symposium. 291--306. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Rajat Subhra Chakraborty and Swarup Bhunia. 2009. HARPOON: an obfuscation-based SoC design methodology for hardware protection. TCAD 28, 10 (2009), 1493--1502. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Supratik Chakraborty, Dipanwita Roy Chowdhury, and Parimal Pal Chaudhuri. 1996. Theory and application of nongroup cellular automata for synthesis of easily testable finite state machines. IEEE Trans. Comput. 7 (1996), 769--781. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Parimal Pal Chaudhuri, Dipanwita Roy Chowdhury, Sukumar Nandi, and Santanu Chattopadhyay. 1997. Additive cellular automata: theory and applications. Vol. 1. John Wiley & Sons.Google ScholarGoogle Scholar
  5. Avinash R Desai, Michael S Hsiao, Chao Wang, Leyla Nazhandali, and Simin Hall. 2013. Interlocking obfuscation for anti-tamper hardware. In Cyber Security and Information Intelligence Research Workshop. ACM, 8. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Jaya Dofe and Qiaoyan Yu. 2018. Novel dynamic state-deflection method for gate-level design obfuscation. TCAD 37, 2 (2018), 273--285. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Marc Fyrbiak, Sebastian Wallat, Jonathan Déchelotte, Nils Albartus, Sinan Böcker, Russell Tessier, and Christof Paar. 2018. On the Difficulty of FSM-based Hardware Obfuscation. IACR Transactions on Cryptographic Hardware and Embedded Systems (2018), 293--330.Google ScholarGoogle Scholar
  8. Travis Meade, Yier Jin, Mark Tehranipoor, and Shaojie Zhang. 2016. Gate-level netlist reverse engineering for hardware security: Control logic register identification. In ISCAS. IEEE, 1334--1337.Google ScholarGoogle Scholar
  9. Travis Meade, Zheng Zhao, Shaojie Zhang, David Pan, and Yier Jin. 2017. Revisit sequential logic obfuscation: Attacks and defenses. In ISCAS. IEEE, 1--4.Google ScholarGoogle Scholar
  10. Masoud Rostami, Farinaz Koushanfar, and Ramesh Karri. 2014. A primer on hardware security: Models, methods, and metrics. Proc. IEEE 102, 8 (2014), 1283--1295.Google ScholarGoogle ScholarCross RefCross Ref
  11. Jarrod A Roy, Farinaz Koushanfar, and Igor L Markov. 2008. EPIC: Ending piracy of integrated circuits. In DATE. 1069--1074. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Yiqiong Shi, Chan Wai Ting, Bah-Hwee Gwee, and Ye Ren. 2010. A highly efficient method for extracting FSMs from flattened gate-level netlist. In ISCAS. IEEE, 2610--2613.Google ScholarGoogle Scholar
  13. Pramod Subramanyan, Sayak Ray, and Sharad Malik. 2015. Evaluating the security of logic encryption algorithms. In HOST. 137--143.Google ScholarGoogle Scholar

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in
  • Published in

    cover image ACM Conferences
    DAC '19: Proceedings of the 56th Annual Design Automation Conference 2019
    June 2019
    1378 pages
    ISBN:9781450367257
    DOI:10.1145/3316781

    Copyright © 2019 ACM

    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 2 June 2019

    Permissions

    Request permissions about this article.

    Request Permissions

    Check for updates

    Qualifiers

    • research-article
    • Research
    • Refereed limited

    Acceptance Rates

    Overall Acceptance Rate1,770of5,499submissions,32%

    Upcoming Conference

    DAC '24
    61st ACM/IEEE Design Automation Conference
    June 23 - 27, 2024
    San Francisco , CA , USA

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader