Jie Xu
Yu Hua
Wen Zhou
ABSTRACT
Non-volatile memories (NVMs) are vulnerable to serious threat due to the endurance variation. We identify a new type of malicious attack, called Uniform Address Attack (UAA), which performs uniform and sequential writes to each line of the whole memory, and wears out the weaker lines (lines with lower endurance) early. Experimental results show that the lifetime of NVMs under UAA is reduced to 4.1% of the ideal lifetime. To address such attack, we propose a spare-line replacement scheme called Max-WE (Maximize the Weak lines' Endurance). By employing weak-priority and weak-strong-matching strategies for spare-line allocation, Max-WE is able to maximize the number of writes that the weakest lines can endure. Furthermore, Max-WE reduces the storage overhead of the mapping table by 85% through adopting a hybrid spare-line mapping scheme. Experimental results show that Max-WE can improve the lifetime by 9.5X with the spare-line overhead and mapping overhead as 10% and 0.016% of the total space respectively.
- Chi-Hao Chen et al. 2012. Age-based PCM wear leveling with nearly zero search cost. In Proceedings of DAC. ACM. Google Scholar
Digital Library
- Sangyeun Cho and Hyunjin Lee. Dec 12-16, 2009. Flip-N-Write: A simple Deterministic Technique to Improve PRAM Write Performance, Energy and Endurance. In Proceedings of MICRO. Google ScholarDigital Library
- Gaurav Dhiman et al. 2009. PDRAM: A hybrid PRAM and DRAM main memory system. In Proceedings of DAC. IEEE. Google ScholarDigital Library
- Alexandre P Ferreira et al. Mar 4-18, 2011. Impact of Process Variation on Endurance Algorithms for Wear-Prone Memories. In Proceedings of DATE.Google Scholar
- Yinhe Han et al. 2016. Enhanced Wear-Rate Leveling for PRAM Lifetime Improvement Considering Process Variation. IEEE Transactions on VLSI Systems 24, 1 (2016), 92--102.Google ScholarDigital Library
- Engin Ipek et al. Mar 5-11, 2010. Dynamically Replicated Memory: Building Reliable Systems from Nanoscale Resistive Memories. In Proceedings of ASPLOS. Google ScholarDigital Library
- Adam N Jacobvitz et al. 2013. Coset coding to extend the lifetime of memory. In Proceedings of HPCA. Google ScholarDigital Library
- Lei Jiang et al. Jun 27-30, 2011. LLS: Cooperative Integration of Wear-Leveling and Salvaging for PCM Main Memory. In Proceedings of DSN. Google ScholarDigital Library
- Kinarn Kim and Su Jin Ahn. Apr 17-21, 2005. Reliability Investigations for Manufacturable High Density PRAM. In Proceedings of IRPS.Google ScholarCross Ref
- Benjamin C Lee et al. Jun 20-24, 2009. Architecting Phase Change Memory as a Scalable DRAM Alternative. In Proceedings of ISCA. Google ScholarDigital Library
- Bing Li et al. 2017. Power-Utility-Driven Write Management for MLC PCM. JETC 13, 3, Article 50 (April 2017), 22 pages. Google ScholarDigital Library
- Haiyu Mao et al. 2017. Protect non-volatile memory from wear-out attack based on timing difference of row buffer hit/miss. In Proceedings of DATE. 1627--1630. Google ScholarDigital Library
- Moinuddin K Qureshi. 2011. Pay-As-You-Go: low-overhead hard-error correction for phase change memories. In Proceedings of MICRO. 318--328. Google ScholarDigital Library
- Moinuddin K Qureshi et al. Dec 12-16, 2009. Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. In Proceedings of MICRO. Google ScholarDigital Library
- Stuart Schechter et al. Jun 19-23, 2010. Use ECP, not ECC, for Hard Failures in Resistive Memories. In Proceedings of ISCA. Google ScholarDigital Library
- Nak Hee Seong et al. Jun 19-23, 2010. Security Refresh: Prevent Malicious Wear-out and Increase Durability for Phase-change Memory with Dynamically Randomized Address Mapping. In Proceedings of ISCA. Google ScholarDigital Library
- SeyedMohammad Seyedzadeh et al. 2018. Enabling fine-grain restricted coset coding through word-level compression for pcm. In Proceedings of HPCA.Google Scholar
- André Seznec. 2009. Towards phase change memory as a secure main memory. Ph.D. Dissertation. INRIA Technical Report.Google Scholar
- Wen Wen et al. 2018. Wear leveling for crossbar resistive memory. In Proceedings of DAC. IEEE, 1--6. Google ScholarDigital Library
- Doe Hyun Yoon et al. Feb 12-16, 2011. FREE-p: Protecting Non-Volatile Memory against both Hard and Soft errors. In Proceedings of HPCA.Google Scholar
- Joosung Yun et al. 2015. Dynamic Wear Leveling for Phase-change Memories with Endurance Variations. IEEE Transactions on VLSI Systems 23, 9 (2015), 1604--1615.Google ScholarDigital Library
- Lunkai Zhang et al. 2016. Mellow writes: Extending lifetime in resistive memories through selective slow write backs. In Proceedings of ISCA. Google ScholarDigital Library
- Mingzhe Zhang et al. 2017. Balancing performance and lifetime of MLC PCM by using a region retention monitor. In Proceedings of HPCA.Google Scholar
- Wangyuan Zhang and Tao Li. Jun 20-24, 2009. Characterizing and Mitigating the Impact of Process Variations on Phase Change based Memory Systems. In Proceedings of MICRO. Google ScholarDigital Library
- Xian Zhang and Guangyu Sun. 2017. Toss-up wear leveling: Protecting Phase-Change Memories from inconsistent write patterns. In Proceedings of DAC. ACM. Google ScholarDigital Library
- Ping Zhou et al. Jun 20-24, 2009. A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology. In Proceedings of ISCA. Google ScholarDigital Library
- Wen Zhou et al. Dec 13-16, 2016. Increasing Lifetime and Security of Phase-Change Memory with Endurance Variation. In Proceedings of ICPADS.Google Scholar
Recommendations
Emerging NVM: A Survey on Architectural Integration and Research Challenges
There has been a surge of interest in Non-Volatile Memory (NVM) in recent years. With many advantages, such as density and power consumption, NVM is carving out a place in the memory hierarchy and may eventually change our view of computer architecture. ...
NVM duet: unified working memory and persistent store architecture
ASPLOS '14: Proceedings of the 19th international conference on Architectural support for programming languages and operating systemsEmerging non-volatile memory (NVM) technologies have gained a lot of attention recently. The byte-addressability and high density of NVM enable computer architects to build large-scale main memory systems. NVM has also been shown to be a promising ...
NVM duet: unified working memory and persistent store architecture
ASPLOS '14Emerging non-volatile memory (NVM) technologies have gained a lot of attention recently. The byte-addressability and high density of NVM enable computer architects to build large-scale main memory systems. NVM has also been shown to be a promising ...
Comments