skip to main content
10.1145/3316781.3317937acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

ZUMA: Enabling Direct Insertion/Deletion Operations with Emerging Skyrmion Racetrack Memory

Published: 02 June 2019 Publication History

Abstract

Data insertion and deletion are common operations exist in various applications. However, traditional memory architecture can only perform an indirect insertion/deletion with multiple data read and write operations, which is significantly time and energy consuming. To mitigate this problem, we propose to leverage the unique capability of emerging skyrmion racetrack memory technology that it can naturally support direct insertion/deletion operations inside a racetrack. In this work, we first present a circuit level model for skyrmion racetrack memory. Then, we further propose a novel memory architecture to enable an efficient large size data insertion/deletion. With the help of the model and the architecture, we study several potential applications to leverage the insertion and deletion operations. Experimental results demonstrate that the efficiency of these operations can be substantially improved.

References

[1]
Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. The Gem5 Simulator. SIGARCH Comput. Archit. News (Aug 2011).
[2]
Xing Chen, Wang Kang, Daoqian Zhu, Xichao Zhang, Na Lei, Youguang Zhang, Yan Zhou, and Weisheng Zhao. 2018. Complementary Skyrmion Racetrack Memory Enables Voltage-Controlled Local Data Update Functionality. IEEE Transactions on Electron Devices (2018).
[3]
N. K. Choudhary, S. V. Wadhavkar, T. A. Shah, H. Mayukh, J. Gandhi, B. H. Dwiel, S. Navada, H. H. Najaf-abadi, and E. Rotenberg. {n. d.}. FabScalar: Composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template. In 2011 38th Annual International Symposium on Computer Architecture (ISCA).
[4]
X. Dong, C. Xu, Y. Xie, and N. P. Jouppi. 2012. NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31, 7 (July 2012).
[5]
Albert Fert, Vincent Cros, and Joao Sampaio. 2013. Skyrmions on the track. Nature nanotechnology (2013).
[6]
M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization.
[7]
Christian Hanneken, Fabian Otte, André Kubetzka, Bertrand Dupé, Niklas Romming, Kirsten Von Bergmann, Roland Wiesendanger, and Stefan Heinze. 2015. Electrical detection of magnetic skyrmions by tunnelling non-collinear magnetoresistance. Nature nanotechnology (2015).
[8]
W. Kang, Y. Huang, X. Zhang, Y. Zhou, and W. Zhao. 2016. Skyrmion-Electronics: An Overview and Outlook. Proc. IEEE (2016).
[9]
R. E. Kessler. 1999. The Alpha 21264 microprocessor. IEEE Micro (March 1999).
[10]
Donald Ervin Knuth. 1997. The art of computer programming: sorting and searching. Vol. 3. Pearson Education.
[11]
Wataru Koshibae and Naoto Nagaosa. 2014. Creation of skyrmions and antiskyrmions by local heating. Nature communications (2014).
[12]
M. Mao, W. Wen, Y. Zhang, Y. Chen, and H. Li. 2014. Exploration of GPGPU Register File Architecture Using Domain-wall-shift-write based Racetrack Memory. In 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).
[13]
S. S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb. 2001. The Alpha 21364 network architecture. In HOT 9 Interconnects. Symposium on High Performance Interconnects.
[14]
E. Park, S. Yoo, S. Lee, and H. Li. 2014. Accelerating Graph Computation with Racetrack Memory and Pointer-Assisted Graph Representation. In 2014 Design, Automation Test in Europe Conference Exhibition (DATE). 1--4.
[15]
Stuart SP Parkin, Masamitsu Hayashi, and Luc Thomas. 2008. Magnetic Domain-Wall Racetrack Memory. Science (2008).
[16]
João Sampaio, Vincent Cros, Stanislas Rohart, André Thiaville, and Albert Fert. 2013. Nucleation, stability and current-induced motion of isolated magnetic skyrmions in nanostructures. Nature nanotechnology 8, 11 (2013), 839.
[17]
Alan Jay Smith. 1982. Cache Memories. ACM Comput. Surv. 14, 3 (Sept. 1982), 473--530.
[18]
Cloyce D. Spradling. 2007. SPEC CPU2006 Benchmark Tools. SIGARCH Comput. Archit. News (Mar 2007).
[19]
G. Sun, C. Zhang, H. Li, Y. Zhang, W. Zhang, Y. Gu, Y. Sun, J. Klein, D. Ravelosona, Y. Liu, W. Zhao, and H. Yang. 2015. From device to system: Cross-layer design exploration of racetrack memory. In 2015 Design, Automation Test in Europe Conference Exhibition (DATE).
[20]
Z. Sun, X. Bi, A. K. Jones, and H. Li. 2014. Design exploration of racetrack lower-level caches. In 2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).
[21]
Zhenyu Sun, Wenqing Wu, and Hai (Helen) Li. 2013. Cross-layer Racetrack Memory Design for Ultra High Density and Low Power Consumption. In Proceedings of the 50th Annual Design Automation Conference.
[22]
Rangharajan Venkatesan, Vivek Kozhikkottu, Charles Augustine, Arijit Raychowdhury, Kaushik Roy, and Anand Raghunathan. 2012. TapeCache: A High Density, Energy Efficient Cache Based on Domain Wall Memory. In Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design.
[23]
R. Venkatesan, V. J. Kozhikkottu, M. Sharad, C. Augustine, A. Raychowdhury, K. Roy, and A. Raghunathan. 2016. Cache Design with Domain Wall Memory. IEEE Trans. Comput. (2016).
[24]
Rangharajan Venkatesan, Mrigank Sharad, Kaushik Roy, and Anand Raghunathan. 2013. DWM-TAPESTRI - an Energy Efficient All-spin Cache Using Domain Wall Shift Based Writes. In Proceedings of the Conference on Design, Automation and Test in Europe.
[25]
Chao Zhang, Guangyu Sun, Weiqi Zhang, Fan Mi, Hai Li, and W. Zhao. 2015. Quantitative modeling of racetrack memory, a tradeoff among area, performance, and power. In The 20th Asia and South Pacific Design Automation Conference.
[26]
H. Zhang, C. Zhang, Q. Hu, C. Yang, and J. Shu. 2018. Performance Analysis on Structure of Racetrack Memory. In 2018 23rd Asia and South Pacific Design Automation Conference.
[27]
D. Zhu, W. Kang, S. Li, Y. Huang, X. Zhang, Y. Zhou, and W. Zhao. 2018. Skyrmion Racetrack Memory With Random Information Update/Deletion/Insertion. IEEE Transactions on Electron Devices 65, 1 (2018), 87--95.

Cited By

View all
  • (2023)Granularity-Driven Management for Reliable and Efficient Skyrmion Racetrack MemoriesIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2022.317180411:1(95-111)Online publication date: 1-Jan-2023
  • (2023)Sky-Sorter: A Processing-in-Memory Architecture for Large-Scale SortingIEEE Transactions on Computers10.1109/TC.2022.316943472:2(480-493)Online publication date: 1-Feb-2023
  • (2020)Permutation-writeProceedings of the 57th ACM/EDAC/IEEE Design Automation Conference10.5555/3437539.3437775(1-6)Online publication date: 20-Jul-2020
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '19: Proceedings of the 56th Annual Design Automation Conference 2019
June 2019
1378 pages
ISBN:9781450367257
DOI:10.1145/3316781
© 2019 Association for Computing Machinery. ACM acknowledges that this contribution was authored or co-authored by an employee, contractor or affiliate of a national government. As such, the Government retains a nonexclusive, royalty-free right to publish or reproduce this article, or to allow others to do so, for Government purposes only.

Sponsors

In-Cooperation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 June 2019

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Research-article
  • Research
  • Refereed limited

Funding Sources

Conference

DAC '19
Sponsor:

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)23
  • Downloads (Last 6 weeks)4
Reflects downloads up to 25 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2023)Granularity-Driven Management for Reliable and Efficient Skyrmion Racetrack MemoriesIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2022.317180411:1(95-111)Online publication date: 1-Jan-2023
  • (2023)Sky-Sorter: A Processing-in-Memory Architecture for Large-Scale SortingIEEE Transactions on Computers10.1109/TC.2022.316943472:2(480-493)Online publication date: 1-Feb-2023
  • (2020)Permutation-writeProceedings of the 57th ACM/EDAC/IEEE Design Automation Conference10.5555/3437539.3437775(1-6)Online publication date: 20-Jul-2020
  • (2020)Shift-Limited Sort: Optimizing Sorting Performance on Skyrmion Memory-Based SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.301288039:11(4115-4128)Online publication date: Nov-2020
  • (2020)Architectural Exploration on Racetrack Memories2020 IEEE 33rd International System-on-Chip Conference (SOCC)10.1109/SOCC49529.2020.9524792(31-36)Online publication date: 8-Sep-2020
  • (2020)Permutation-Write: Optimizing Write Performance and Energy for Skyrmion Racetrack Memory2020 57th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC18072.2020.9218642(1-6)Online publication date: Jul-2020

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media