M. Graziano
- 1.H. Bakoglu. Circuits, interconnection, and packaging for VLSI. Addison-Wesley Publishing Company, 1990.Google Scholar
- 2.H. Chen and D. Ling. Power supply noise analysis methodology for deep-submicron vlsi chip design. In DAC97, Anaheim, CA, USA, 1997. Google ScholarDigital Library
- 3.A. Conn, R.A.Haring, and C. Visweswariah. Noise consideration in circuit optimization. In ICCAD98, San Jose, CA, USA, 1998. Google ScholarDigital Library
- 4.M. Delaurenti. Design and optimization techniques for high speed VLSI circuits. Ph.d. thesis dissertation, Politecnico di Torino, 1999.Google Scholar
- 5.M. Delaurenti, M. Graziano, G. Masera, G. Piccinini, and M. Zamboni. A global optimization tool for cmos logic circuits. In ICECS'99, Cipro, Sept. 1999.Google ScholarCross Ref
- 6.J. Gonzalez and A. Rubio. Low delta-i noise cmos circuits based on di~erential logic and current limiters. IEEE transaction on circuits and systems I, 1997.Google Scholar
- 7.M. Graziano, M. Delaurenti, G. Masera, G. Piccinini, and M. Zamboni. Noise safety design methodologies. In ISQED 2000, San Jose, CA, Mar. 2000. Google ScholarDigital Library
- 8.M. Graziano, G. Masera, G. Piccinini, M. R. Roch, and M. Zamboni. A statistical noise-tolerance analysis and test structure for logic families. In ICMTS99, Goteborg, Sweden, 1999.Google ScholarCross Ref
- 9.H. Jang, J. Jou, and Y. Chang. Noise-constrained performance optimization by simultaneous gate and wire sizing based on lagrangian relaxation. In DAC99, San Francisco, CA, USA, 1998. Google ScholarDigital Library
- 10.Y. Jiang and K.T.Cheng. Analysis and performance impact caused by power supply noise in deep submicron devices. In DAC99, San Francisco, CA, USA, 1999. Google ScholarDigital Library
- 11.Mariagrazia Graziano. Cmos dynamic logic for high speed applications. Master's project, Politecnico di Torino, Electronic Departement, 1987.Google Scholar
- 12.J. Oh and M. Pedram. Multi-pad power/ground network design for uniform distribution of ground bounce. In DAC98, San Francisco, CA, USA, 1998. Google ScholarDigital Library
- 13.R. Senthinathan and J. Prince. Simultaneous Switching Noise of CMOS Devices and Systems. Kluwer Ac. Pub., 1994.Google ScholarCross Ref
- 14.D. Sylvester and K. Keutzer. Getting to the bottom of deep submicron ii: a global wiring paradigm. In ISPD99, Monterey, CA, USA, 1999. Google ScholarDigital Library
Index Terms
- Power supply design parameters prediction for high performance IC design flows
Recommendations
Leakage-tolerant design techniques for high performance processors
ISPD '02: Proceedings of the 2002 international symposium on Physical designIn sub-100nm technology generation, transistor subthreshold leakage is 100-1000nA/μm for high performance microprocessor logic technology. As gate oxide thickness approaches sub-10Å regime, gate oxide leakage escalates to 10-100A/cm2. Junction leakages also ...
Power Supply Design Parameters for Switching-Noise Control in Deep-Submicron Circuits Design Flows
In high performance integrated circuits phenomena like crosstalk, i>IR drops, electromigration and ground bounce are assuming increasing proportions because of the growing complexity in ultra deep submicron designs: their effects are assuming increasing ...
Comments