Ryota Watanabe
ABSTRACT
The building environment for field-programmable gate array (FPGA) development has a number of requirements such as using high-end computers for faster hardware compilation and installing the various versions of FPGA computer-aided design (CAD) tools specified by different projects while at the same avoiding conflicts between these tools. These requirements make it difficult to enable FPGA development on a wide range of devices, which is critical for developers from different application domains if they are to leverage FPGAs to their full extent. In this work, we propose an FPGA project building platform that reduces hardware costs by sharing highperformance servers between developers and enables a variety of FPGA CAD tools to be available in one platform by using container technology. The evaluation of the proposed platform showed that it provides shared and clean building environments without having significant performance overhead.
- 2019. Official repository of the AWS EC2 FPGA Hardware and Software Development Kit. Retrieved Feb. 2, 2019 from https://github.com/aws/aws-fpga.Google Scholar
- 2019. The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server. Retrieved March 22, 2019 https://github.com/huaweicloud/huaweicloud-fpga.Google Scholar
- 2019. Deep Dive into Alibaba Cloud F3 FPGA as a Service Instances. Retrieved March 22, 2019 https://www.alibabacloud.com/blog/deep-dive-into-alibaba-cloud-f3-fpga-as-a-service-instances_594057.Google Scholar
- 2019. NetFPGA-SUME-public Reference Operating System Setup Guide. Retrieved March 22, 2019 https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Reference-Operating-System-Setup-Guide.Google Scholar
- 2019. NetFPGA 1G CML Getting Started Guide. Retrieved March 22, 2019 https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-1G-CML-Getting-Started-Guide.Google Scholar
- 2019. reVISION Getting Started Guide 2018.3 (UG1265). Retrieved March 22, 2019 https://github.com/Xilinx/reVISION-Getting-Started-Guide.Google Scholar
- Nakahara, H., Fujii, T., Sato, S., 2019. GUINNESS: A GUI based binarized Neural Network SyntheSizer toward an FPGA. Retrieved March 22, 2019 https://github.com/HirokiNakahara/GUINNESS.Google Scholar
- 2019. Source files for SiFive's Freedom platforms. Retrieved March 22, 2019 https://github.com/sifive/freedom.Google Scholar
- Zhao, Q., Amagasaki, M., Iida, M., Kuga, M., and Sueyoshi, T. 2018. Enabling FPGA-as-a-Service in the Cloud with hCODE Platform. IEICE TRANS. INF. & SYST. E101-D, 2, (Feb. 2018), 335--343.Google Scholar
- 2019. Theia: Cloud & Desktop IDE. Retrieved Feb. 10, 2019 https://www.theia-ide.org.Google Scholar
- 2019. Windows Subsystem for Linux overview. Retrieved Feb. 10, 2019 from https://blogs.msdn.microsoft.com/wsl/2016/04/22/windows-subsystem-for-linux-overview/.Google Scholar
- Xilinx, 2019. Vivado Design Suite - HLx Editions. Retrieved Feb. 10, 2019 from https://www.xilinx.com/products/design-tools/vivado.html.Google Scholar
Recommendations
A Platform-as-a-Service System for FPGA Education and Development
CompEd '19: Proceedings of the ACM Conference on Global Computing EducationAs a promising technology for the post-Moore era, FPGAs (Field-Programmable Gate Arrays) have been employed in a variety of cloud and edge applications to provide hardware acceleration capability. However, with the introduction of FPGAs, the system ...
FPGA implementation of a HW/SW platform for multimedia embedded systems
This paper presents a HW/SW platform for embedded video system. It has been designed around an embedded RISC processor and FPGA technologies and provides video input and output interfaces. The configurable platform has been used to implement a real time ...
An FPGA implementation for neural networks with the FDFM processor core approach
This paper presents a field programmable gate array FPGA implementation of a three-layer perceptron using the few DSP blocks and few block RAMs FDFM approach implemented in the Xilinx Virtex-6 family FPGA. In the FDFM approach, multiple processor cores ...
Comments