ABSTRACT
Image sensors dedicated for the applications of the Earth observation require medium-speed and high-resolution analog-to-digital converters (ADCs). For that purpose, an incremental sigma-delta analog-to-digital converter (IΣΔ ADC) has been designed. Post-layout simulations highlighted a degradation in resolution caused by the circuit imperfections. Therefore, a digital correction has been investigated. This paper proposes a new reconstruction filter which takes into account not only the bit values of the modulator output sequence but also the occurrence of certain patterns. This technique has been applied to an incremental sigma-delta analog-to-digital converter in order to correct the conversion errors. Performing with 400 clock periods for each conversion cycle, the theoretical resolution is 15.4 bits. Post-layout simulation shows that a 13.5-bit resolution is obtained by using the classical optimal filter whereas a 14.8-bit resolution is obtained with our reconstruction filter.
- A. Bafandeh and M. Yavari. 2016. Digital Calibration of Amplifier Finite DC Gain and Gain Bandwidth in MASHΣΔModulators. IEEE Transactions on Circuits and Systems II: Express Briefs 63, 4 (April 2016), 321--325. Google ScholarCross Ref
- P. Bisiaux, C. Lelandais-Perrault, A. Kolar, P. Benabes, and F. Vinci dos Santos. 2017. A 14-b two-step inverter-based ΣΔ ADC for CMOS image sensor. In 2017 15th IEEE International New Circuits and Systems Conference (NEWCAS). 217--220. Google ScholarCross Ref
- J. C. Candy and G. C. Temes. 1992. Implementations and Applications of Oversampling A/D Converters. IEEE. Google ScholarCross Ref
- J. Garcia, S. Rodriguez, and A. Rusu. 2013. A Low-Power CT Incremental 3rd Order Sigma Delta ADC for Biosensor Applications. IEEE Transactions on Circuits and Systems I: Regular Papers 60, 1 (Jan 2013), 25--36. Google ScholarCross Ref
- H. Luo, Y. Han, X. Liu, G. Liang, and L. Liao. 2011. An audio cascaded ΣΔ modulator using gain-boost class-C inverter. In 2011 IEEE International Conference of Electron Devices and Solid-State Circuits. 1--2. Google ScholarCross Ref
- J. Markus, P. Deval, V. Quiquempoix, J. Silva, and G. C. Temes. 2006. Incremental Delta-Sigma Structures for DC Measurement: an Overview. In IEEE Custom Integrated Circuits Conference 2006. 41--48. Google ScholarCross Ref
- J. Markus, J. Silva, and G. C. Temes. 2004. Theory and applications of incremental /spl Delta//spl Sigma/ converters. IEEE Transactions on Circuits and Systems I: Regular Papers 51, 4 (April 2004), 678--690. Google ScholarCross Ref
- J. Steensgaard, Z. Zhang, W. Yu, A. Sarhegyi, L. Lucchese, D. Kim, and G. C. Temes. 2008. NoiseâĂŞPower Optimization of Incremental Data Converters. IEEE Transactions on Circuits and Systems I: Regular Papers 55, 5 (June 2008), 1289--1296. Google ScholarCross Ref
- G. Suarez, M. Jimenez, and F. O. Fernandez. 2007. Behavioral Modeling Methods for Switched-Capacitor ΣΔ Modulators. IEEE Transactions on Circuits and Systems I: Regular Papers 54, 6 (June 2007), 1236--1244. Google ScholarCross Ref
- S. Tao and A. Rusu. 2015. A Power-Efficient Continuous-Time Incremental Sigma-Delta ADC for Neural Recording Systems. IEEE Transactions on Circuits and Systems I: Regular Papers 62, 6 (June 2015), 1489--1498. Google ScholarCross Ref
Index Terms
- A new algorithm for an incremental sigma-delta converter reconstruction filter
Recommendations
A fast-transient over-sampled delta-sigma adaptive DC-DC converter for power-efficient noise-sensitive devices
ISLPED '07: Proceedings of the 2007 international symposium on Low power electronics and designThis paper proposes a fast-transient over-sampled adaptive switching DC-DC converter. The converter employs a delta-sigma (ΔΣ) modulator to perform noise shaping at a variable and well regulated power output. As a result, the noise tones are much ...
A 1 V Second Order Sigma-Delta Modulator
Special issue on ICECS-99A second order switched capacitor sigma-delta modulator operating at a supply voltage of 1 V is presented. This low supply voltage restricts the gate overdrive voltage available for switching transistors. The design relies on the elimination of critical ...
A 0.13µm CMOS adaptive sigma-delta modulator for triple-mode GSM/Bluetooth/UMTS applications
This paper describes the design and experimental characterization of a 0.13@mm CMOS switched-capacitor reconfigurable cascade @S@D modulator intended for multi-standard GSM/Bluetooth/UMTS hand-held devices. Both architectural- and circuital-level ...
Comments