skip to main content
10.1145/3339186acmotherconferencesBook PagePublication PagesicppConference Proceedingsconference-collections
ICPP Workshops '19: Workshop Proceedings of the 48th International Conference on Parallel Processing
ACM2019 Proceeding
Publisher:
  • Association for Computing Machinery
  • New York
  • NY
  • United States
Conference:
ICPP 2019: Workshops Kyoto Japan August 5 - 8, 2019
ISBN:
978-1-4503-7196-4
Published:
05 August 2019
In-Cooperation:
University of Tsukuba
Recommend ACM DL
ALREADY A SUBSCRIBER?SIGN IN

Reflects downloads up to 08 Mar 2025Bibliometrics
Skip Abstract Section
Abstract

As Workshops Co-Chairs of the 48th International Conference on Parallel Processing (ICPP) 2019, we would like to warmly welcome everyone to enjoy the conference program as well as the several workshops, which will be held on August 5 in Kyoto, Japan. Workshops are an important part of the ICPP conference given that they provide a flexible forum for practitioners of areas related to parallel processing to be able to discuss new trends and opportunities in particular topics of their interest.

Skip Table Of Content Section
SESSION: AWASN 2019
research-article
Mixed synchronous and asynchronous duty-cycling protocol in sensor networks
Article No.: 1, Pages 1–7https://doi.org/10.1145/3339186.3339187

Wireless Sensor Networks are usually relying on the energy source to the battery, so lifetime of the sensor nodes is limited. Duty Cycling is known as one of the methods to reduce the energy consumption of wireless sensor networks. Therefore, efficient ...

research-article
A Proposal of Care Planning Infrastructure Platform for Reducing Burden on Caretakers in Nursing Homes
Article No.: 2, Pages 1–4https://doi.org/10.1145/3339186.3339189

In this paper, we introduce a novel care planning infrastructure platform for reducing the burden on caretakers in nursing homes. The goal of this study is to empirically confirm that the burden on caretakers working at a real nursing home is ...

research-article
Turn Prediction for Special Intersections and Its Case Study
Article No.: 3, Pages 1–9https://doi.org/10.1145/3339186.3339190

The effect of growing population brings heavy traffic which in turn leads to increased number of traffic accidents. In particular, the majority of traffic accidents happen at special intersections in situations such as heavy traffic, poor intersection ...

SESSION: EE HPC SOP 2019
research-article
An Analysis of Contracts and Relationships between Supercomputing Centers and Electricity Service Providers
Article No.: 4, Pages 1–8https://doi.org/10.1145/3339186.3339209

Increases in peak electricity demands and the growing use of renewable energy --- with associated intermittency and variable output --- present new challenges to electricity service providers (ESPs). ESPs employ demand charges, variable tariffs and ...

research-article
Open Access
Operational Data Analytics: Optimizing the National Energy Research Scientific Computing Center Cooling Systems
Article No.: 5, Pages 1–7https://doi.org/10.1145/3339186.3339210

In 2017/2018, the Energy Efficient HPC Working Group (EE HPC WG) Dashboard Team conducted an analysis that assessed the current use of information dashboards for operational facility management in major supercomputing centers around the globe, resulting ...

research-article
Modeling the Existing Cooling System to Learn its Behavior for Post-K Supercomputer at RIKEN R-CCS
Article No.: 6, Pages 1–10https://doi.org/10.1145/3339186.3339211

At RIKEN, we are developing supercomputer Fugaku (formerly called as Post-K), which is the successor of K Computer, and aiming for official operation around 2021. It is expected to consume more power than K Computer, and because of the power saving ...

research-article
Designing an Energy-Efficient HPC Supercomputing Center
Article No.: 7, Pages 1–8https://doi.org/10.1145/3339186.3339212

This paper presents design considerations that drive the development of an energy-efficient, high performance computing (HPC) data center facility. Key electrical and mechanical design considerations will be presented that maximize facility efficiency, ...

research-article
Paving the Way Toward Energy-Aware and Automated Datacentre
Article No.: 8, Pages 1–8https://doi.org/10.1145/3339186.3339215

Energy efficiency and datacentre automation are critical targets of the research and deployment agenda of CINECA and its research partners in the Energy Efficient System Laboratory of the University of Bologna and the Integrated System Laboratory in ETH ...

short-paper
Grid Accommodation of Dynamic HPC Demand
Article No.: 9, Pages 1–4https://doi.org/10.1145/3339186.3339214

Sudden and short-duration power swings in modern supercomputers can have a challenging impact on the voltage of the adjacent power grids. The coming age of exascale supercomputers is expected to bring platforms that are capable of power fluctuations of ...

research-article
Open Access
Collecting, Monitoring, and Analyzing Facility and Systems Data at the National Energy Research Scientific Computing Center
Article No.: 10, Pages 1–9https://doi.org/10.1145/3339186.3339213

As high-performance computing (HPC) resources continue to grow in size and complexity, so too does the volume and velocity of the operational data that is associated with them. At such scales, new mechanisms and technologies are required to continuously ...

SESSION: EMS 2019
research-article
(Dis)Advantages of Lock-free Synchronization Mechanisms for Multicore Embedded Systems
Article No.: 11, Pages 1–8https://doi.org/10.1145/3339186.3339191

Embedded systems show a tendency of migrating to multicore processors. However, to fully use the potential of multicore processors, it is necessary to partition software into threads that execute concurrently and communicate using shared memory. In ...

research-article
Translating AArch64 Floating-Point Instruction Set to the x86-64 Platform
Article No.: 12, Pages 1–7https://doi.org/10.1145/3339186.3339192

Binary translation translates binary programs from one instruction set to another. It is widely used in virtual machines and emulators. We extend mc2llvm, which is an LLVM-based retargetable 32-bit binary translator developed in our lab in the past ...

research-article
Devise Rust Compiler Optimizations on RISC-V Architectures with SIMD Instructions
Article No.: 13, Pages 1–7https://doi.org/10.1145/3339186.3339193

Recently, Rust has become a popular system programming language and been widely used in microkernel OS designs, cryptocurrency designs, deep learning applications, and web browsers. Rust is designed for highly safe and concurrent systems and provides ...

research-article
Accelerate DNN Performance with Sparse Matrix Compression in Halide
Article No.: 14, Pages 1–6https://doi.org/10.1145/3339186.3339194

Machine learning nowadays is profoundly impacting every aspect of our lives. With the evolution of the machine learning, many techniques, such as deep learning, improve the accuracy and performance of machine learning. Deep learning is a set of ML ...

research-article
Rapid Identification of Shared Memory in Multithreaded Embedded Systems with Static Scheduling
Article No.: 15, Pages 1–8https://doi.org/10.1145/3339186.3339195

Due to the non-deterministic order of interactions between concurrent threads, testing of concurrent software is a challenge. In order to cope with this challenge, researchers have proposed analysis approaches in which the dynamic-based algorithms (e.g.,...

SESSION: P2S2 2019
research-article
Constructing Skeleton for Parallel Applications with Machine Learning Methods
Article No.: 16, Pages 1–8https://doi.org/10.1145/3339186.3339197

Performance prediction has always been important in the domain of parallel computing. For programs which are executed on workstation clusters and super computing systems, precise prediction of execution time can help task scheduling and resource ...

research-article
Collective Communication for the RISC-V xBGAS ISA Extension
Article No.: 17, Pages 1–10https://doi.org/10.1145/3339186.3339196

Parallel programming methodologies are fundamentally dissimilar to those of conventional programming, and software developers without the requisite skillset often find it difficult to adapt to these new methods. This is particularly true for parallel ...

research-article
MPI Collectives for Multi-core Clusters: Optimized Performance of the Hybrid MPI+MPI Parallel Codes
Article No.: 18, Pages 1–10https://doi.org/10.1145/3339186.3339199

The advent of multi-/many-core processors in clusters advocates hybrid parallel programming, which combines Message Passing Interface (MPI) for inter-node parallelism with a shared memory model for on-node parallelism. Compared to the traditional hybrid ...

research-article
Pyne: A programming framework for parallel simulation development
Article No.: 19, Pages 1–10https://doi.org/10.1145/3339186.3339198

This paper proposes Pyne, a parallel programming framework for developing parallel simulations. Pyne is designed such that parallel applications are developed with sequential programming. Pyne provides a programming environment in which programmers ...

SESSION: PDML 2019
research-article
Accelerating Hyperparameter Optimisation with PyCOMPSs
Article No.: 20, Pages 1–8https://doi.org/10.1145/3339186.3339200

Machine Learning applications now span across multiple domains due to the increase in computational power of modern systems. There has been a recent surge in Machine Learning applications in High Performance Computing (HPC) in an attempt to speed up ...

research-article
Performance Optimizations and Analysis of Distributed Deep Learning with Approximated Second-Order Optimization Method
Article No.: 21, Pages 1–8https://doi.org/10.1145/3339186.3339202

Faster training of deep neural networks is desired to speed up the research and development cycle in deep learning. Distributed deep learning and second-order optimization methods are two different techniques to accelerate the training of deep neural ...

research-article
Reducing global reductions in large-scale distributed training
Article No.: 22, Pages 1–9https://doi.org/10.1145/3339186.3339203

Current large-scale training of deep neural networks typically employs synchronous stochastic gradient descent that incurs large communication overhead. Instead of optimizing reduction routines as done in recent studies, we propose algorithms that do ...

SESSION: SRMPDS 2019
research-article
On the Quality of Wall Time Estimates for Resource Allocation Prediction
Article No.: 23, Pages 1–8https://doi.org/10.1145/3339186.3339204

Today's HPC systems experience steadily increasing problems with the storage I/O bottleneck. At the same time, new storage technologies are emerging in the compute nodes of HPC systems. There are many ideas and approaches how compute-node local storage ...

research-article
A Hibernation Aware Dynamic Scheduler for Cloud Environments
Article No.: 24, Pages 1–10https://doi.org/10.1145/3339186.3339205

Nowadays, cloud platforms usually offer several types of Virtual Machines (VMs) which have different guarantees in terms of availability and volatility, provisioning the same resource through multiple pricing models. For instance, in the Amazon EC2 ...

research-article
Task Scheduling for Heterogeneous Computing using a Predict Cost Matrix
Article No.: 25, Pages 1–10https://doi.org/10.1145/3339186.3339206

This paper presents a list-based scheduling algorithm called Predict Priority Task Scheduling (PPTS) for heterogeneous computing. The main goal is to minimize the scheduling length by introducing a lookahead feature in the two phases of the PPTS ...

research-article
QoS-Aware Proactive Data Replication for Big Data Analytics in Edge Clouds
Article No.: 26, Pages 1–10https://doi.org/10.1145/3339186.3339207

We are in the era of big data and cloud computing, large quantity of computing resource is desperately needed to detect invaluable information hidden in the coarse big data through query evaluation. Users demand big data analytic services with various ...

research-article
LPMS: A Low-cost Topology-aware Process Mapping Method for Large-scale Parallel Applications on Shared HPC Systems
Article No.: 27, Pages 1–10https://doi.org/10.1145/3339186.3339208

Topology-aware process mapping can reduce communication cost by embedding the application communication topology to the underlying networks. Being generally a NP-hard problem, process mapping methods strive to balance mapping cost and mapping ...

Index terms have been assigned to the content through auto-classification.

Recommendations

Acceptance Rates

Overall Acceptance Rate 91 of 313 submissions, 29%
YearSubmittedAcceptedRate
ICPP '183139129%
Overall3139129%