Shuo-Han Chen
ABSTRACT
Energy efficiency has become one of the primary considerations in the designs of cyber-physical systems (CPS). However, CPS with static RAM (SRAM)-based processors suffers from the high leakage power issue of SRAM, thus limiting the energy efficiency of CPS. Recently, Spin-Transfer Torque RAM (STT-RAM) has emerged and been widely regarded as a great alternative as the on-chip memory within processors, owing to STT-RAM's high density and near-zero leakage power characteristics. In addition, recent advances in Magnetic Tunneling Junction (MTJ) technology also realize the multi-level cell (MLC) STT-RAM to further enhance the memory density. Nevertheless, the write disturbance issue greatly limits the energy efficiency of MLC STT-RAM. Even though studies have been proposed to alleviate this issue, most of the previous disturbance reduction strategies could induce additional management overhead by utilizing counters or cause frequent swap operations when the write disturbance happens. Such observations motivate us to propose a simple and effective solution to unify the direct and split mapping cache designs for improving the energy efficiency of MLC STT-RAM. The proposed design is evaluated through a series of experiments on an emulator with encouraging results.
- [n. d.]. Intel Skylake. https://www.7-cpu.com/cpu/Skylake.html?fbclid=IwAR2rzpl7Nc72sN15NwgH-CMvE6tyGLVfbN3S4S6649EurXAGuoIiVG8WxcA. [Online; accessed 15-August-2019].Google Scholar
- ARM. [n.d.]. Cortex-A9 Technical Reference Manual. http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0388e/ch07s01s04.html. [Online; accessed 15-August-2019].Google Scholar
- Todd Austin. [n. d.]. Simple Scalar. http://www.simplescalar.com/. [Online; accessed 15-August-2019].Google Scholar
- X. Bi, M. Mao, D. Wang, and H. Li. 2013. Unleashing the potential of MLC STT-RAM caches. In 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). 429--436. Google ScholarCross Ref
- Xunchao Chen, Navid Khoshavi, Ronald F DeMara, Jun Wang, Dan Huang, Wujie Wen, and Yiran Chen. 2017. Energy-aware adaptive restore schemes for MLC STT-RAM cache. IEEE Trans. Comput. 66, 5 (2017), 786--798.Google ScholarDigital Library
- X. Chen, N. Khoshavi, J. Zhou, D. Huang, R. F. DeMara, J. Wang, W. Wen, and Y. Chen. 2016. AOS: Adaptive overwrite scheme for energy-efficient MLC STT-RAM cache. In 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC). 1--6. Google ScholarDigital Library
- Y. Chen, X. Wang, W. Zhu, H. Li, Z. Sun, G. Sun, and Y. Xie. 2010. Access scheme of Multi-Level Cell Spin-Transfer Torque Random Access Memory and its optimization. In 2010 53rd IEEE International Midwest Symposium on Circuits and Systems. 1109--1112.Google Scholar
- S. Hong, J. Lee, and S. Kim. 2014. Ternary cache: Three-valued MLC STT-RAM caches. In 2014 IEEE 32nd International Conference on Computer Design (ICCD). 83--89.Google Scholar
- Fei Hu. 2014. Cyber-physical systems: integrated computing and engineering design. CRC Press.Google Scholar
- T. Ishigaki, T. Kawahara, R. Takemura, K. Ono, K. Ito, H. Matsuoka, and H. Ohno. 2010. A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions. In 2010 Symposium on VLSI Technology. 47--48.Google Scholar
- Aamer Jaleel, Kevin B. Theobald, Simon C. Steely, Jr., and Joel Emer. 2010. High Performance Cache Replacement Using Re-reference Interval Prediction (RRIP). SIGARCH Comput. Archit. News 38, 3 (June 2010), 60--71. Google ScholarDigital Library
- L. Jiang, B. Zhao, Y. Zhang, and J. Yang. 2012. Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors. In DAC Design Automation Conference 2012. 907--912. Google ScholarDigital Library
- L. Liu, P. Chi, S. Li, Y. Cheng, and Y. Xie. 2017. Building energy-efficient multi-level cell STT-RAM caches with data compression. In 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC). 751--756.Google Scholar
- Felipe Sampaio, Muhammad Shafique, Bruno Zatt, Sergio Bampi, and Jörg Henkel. 2015. Approximation-aware Multi-level Cells STT-RAM Cache Architecture. In Proceedings of the 2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES '15). IEEE Press, Piscataway, NJ, USA, 79--88.Google ScholarDigital Library
- Krishna Seshan. 2018. Chapter 2 - Limits and Hurdles to Continued CMOS Scaling. In Handbook of Thin Film Deposition (Fourth Edition) (fourth edition ed.), Krishna Seshan and Dominic Schepis (Eds.). William Andrew Publishing, 19 -- 41. Google ScholarCross Ref
- SPEC. [n.d.]. SPEC CPU2000. https://www.spec.org/cpu2000/. [Online; accessed 15-August-2019].Google Scholar
- J. Wang, P. Roy, W. Wong, X. Bi, and H. Li. 2014. Optimizing MLC-based STT-RAM caches by dynamic block size reconfiguration. In 2014 IEEE 32nd International Conference on Computer Design (ICCD). 133--138.Google Scholar
- K L Wang, J G Alzate, and P Khalili Amiri. 2013. Low-power non-volatile spintronic memory: STT-RAM and beyond. Journal of Physics D: Applied Physics 46, 7 (feb 2013), 074003. Google ScholarCross Ref
- Z. Wang, D. A. Jiménez, C. Xu, G. Sun, and Y. Xie. 2014. Adaptive placement and migration policy for an STT-RAM-based hybrid cache. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 13--24.Google Scholar
- W. Wen, Y. Zhang, Mengjie Mao, and Y. Chen. 2014. State-restrict MLC STT-RAM designs for high-reliable high-performance memory system. In 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC). 1--6.Google Scholar
- G. Xie, H. Peng, Z. Li, J. Song, Y. Xie, R. Li, and K. Li. 2018. Reliability Enhancement Toward Functional Safety Goal Assurance in Energy-Aware Automotive Cyber-Physical Systems. IEEE Transactions on Industrial Informatics 14, 12 (Dec 2018), 5447--5462. Google ScholarCross Ref
- Deze Zeng, Lin Gu, and Hong Yao. 2018. Towards energy efficient service composition in green energy powered Cyber-Physical Fog Systems. Future Generation Computer Systems (2018). Google ScholarDigital Library
- Y. Zhang, L. Zhang, W. Wen, G. Sun, and Y. Chen. 2012. Multi-level cell STT-RAM: Is it realistic or just a dream?. In 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). 526--532.Google Scholar
Index Terms
- Reinforcing the energy efficiency of cyber-physical systems via direct and split cache consolidation on MLC STT-RAM
Recommendations
Early eviction and swapping for MLC STT-RAM-based LLC
SAC '20: Proceedings of the 35th Annual ACM Symposium on Applied ComputingAlthough Multi-Level Cell (MLC) Spin-Torque Transfer Random Access Memory (STT-RAM) can enlarge the cache capacity, it encounters write and read disturbance issues. In this paper, we propose early eviction to evict data in soft-ways earlier when we ...
A cache consolidation design of MLC STT-RAM for energy efficiency enhancement on cyber-physical systems
Owing to the energy-constraint nature of cyber-physical systems (CPS), energy efficiency has become a primary design consideration for CPS. On CPS, owing to the high leakage power issue of SRAM, the major portion of its energy consumption comes from ...
State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System
DAC '14: Proceedings of the 51st Annual Design Automation ConferenceMulti-level Cell Spin-Transfer Torque Random Access Memory (MLC STT-RAM) is a promising nonvolatile memory technology for high-capacity and high-performance applications. However, the reliability concerns and the complicated access mechanism greatly ...
Comments