ABSTRACT
Large-scale data centers support various applications and process/issue terabits per second traffic from/to Internet. On the boundary of data center, the gateway needs to execute a series of network functions for each incoming packet. The Network Function Virtualization (NFV) technology leverages commodity servers to flexibly implement network functions. This solution provides satisfying processing and storage capability. However, state-of-the-art NFV platforms can merely process network functions at the line rate of 10~40Gbps. Supporting throughput of terabits per second requires dozens or even hundreds of servers operating exclusively for network functions, which is not only expensive but also difficult to maintain. On the other hand, programmable packet processing hardwares proposed in recent years offer a new platform for implementing network functions. They can execute user-defined packet processing logics at ultra-high line rate while containing limited processing and storage resources.
The software network function platform and programmable packet processing hardware own complementary features, which inspire us to combine them together to propose the heterogeneous gateway platform called FlexGate. Based on the observations of traffic pattern and function features, we propose an efficient way to deploy network functions and matching rules in hardware/software to give full play to their respective advantages. In programmable hardware, to further optimize resource utilization, a new load balance scheme is proposed to spread load. Experiments show that FlexGate can execute realistic workload at the rate of at least 1.5Tbps, and the average latency is 1.28μs.
- Barefoot. 2018. https://www.barefootnetworks.com/.Google Scholar
- Pat Bosshart, Glen Gibb, Hun-Seok Kim, George Varghese, Nick McKeown, Martin Izzard, Fernando Mujica, and Mark Horowitz. 2013. Forwarding Metamorphosis: Fast Programmable Match-action Processing in Hardware for SDN. In Proceedings of the ACM SIGCOMM 2013 Conference on SIGCOMM (SIGCOMM '13). ACM, New York, NY, USA, 99--110. Google ScholarDigital Library
- Massimo Gallo and Rafael Laufer. 2018. Clicknf: a modular stack for custom network functions. In 2018 USENIX Annual Technical Conference (USENIX ATC '18). 745--757. Google ScholarDigital Library
- Muhammad Asim Jamshed, YoungGyoun Moon, Donghwi Kim, Dongsu Han, and KyoungSoo Park. 2017. mOS: A Reusable Networking Stack for Flow Monitoring Middleboxes. In 14th USENIX Symposium on Networked Systems Design and Implementation (NSDI '17). USENIX Association, Boston, MA, 113--129. Google ScholarDigital Library
- Joao Martins, Mohamed Ahmed, Costin Raiciu, Vladimir Olteanu, Michio Honda, Roberto Bifulco, and Felipe Huici. 2014. ClickOS and the Art of Network Function Virtualization. In 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI '14). USENIX Association, Seattle, WA, 459--473. Google ScholarDigital Library
- Rui Miao, Hongyi Zeng, Changhoon Kim, Jeongkeun Lee, and Minlan Yu. 2017. SilkRoad: Making Stateful Layer-4 Load Balancing Fast and Cheap Using Switching ASICs. In Proceedings of the Conference of the ACM Special Interest Group on Data Communication (SIGCOMM '17). ACM, New York, NY, USA, 15--28. Google ScholarDigital Library
- R. OZDAG. 2017. Intel Ethernet Switch FM6000 Series- Software Defined Networking. https://www.intel.com/content/www/us/en/ethernet-products/switch-silicon/ethernet-switch-fm5000-fm6000-datasheet.html?wapkw=ethernet+switch+fm6000.Google Scholar
- Naveen Kr Sharma, Antoine Kaufmann, Thomas Anderson, Arvind Krishnamurthy, Jacob Nelson, and Simon Peter. 2017. Evaluating the power of flexible packet processing for network resource allocation. In 14th USENIX Symposium on Networked Systems Design and Implementation (NSDI '17). 67--82. Google ScholarDigital Library
- Naveen Kr. Sharma, Ming Liu, Kishore Atreya, and Arvind Krishnamurthy. 2018. Approximating Fair Queueing on Reconfigurable Switches. In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI '18). USENIX Association, Renton, WA, 1--16. https://www.usenix.org/conference/nsdi18/presentation/sharma Google ScholarDigital Library
- Anirudh Sivaraman, Alvin Cheung, Mihai Budiu, Changhoon Kim, Mohammad Alizadeh, Hari Balakrishnan, George Varghese, Nick McKeown, and Steve Licking. 2016. Packet Transactions: High-Level Programming for Line-Rate Switches. In Proceedings of the 2016 ACM SIGCOMM Conference (SIGCOMM '16). ACM, New York, NY, USA, 15--28. Google ScholarDigital Library
Index Terms
- FlexGate: High-performance Heterogeneous Gateway in Data Centers
Recommendations
Practical Packet Deflection in Datacenters
PACMNETBursts, sudden surges in network utilization, are a significant root cause of packet loss and high latency in datacenters. Packet deflection, re-routing packets that arrive at a local hotspot to neighboring switches, is shown to be a potent ...
Better by a HAIR: Hardware-amenable internet routing
ICNP '09: Proceedings of the 2009 17th IEEE International Conference on Network Protocols. ICNP 2009Routing protocols are implemented in the form of software running on a general-purpose microprocessor. However, conventional software-based router architectures face significant scaling challenges in the presence of ever-increasing routing table growth ...
KV-Direct: High-Performance In-Memory Key-Value Store with Programmable NIC
SOSP '17: Proceedings of the 26th Symposium on Operating Systems PrinciplesPerformance of in-memory key-value store (KVS) continues to be of great importance as modern KVS goes beyond the traditional object-caching workload and becomes a key infrastructure to support distributed main-memory computation in data centers. Recent ...
Comments