Homogeneous general purpose processors provide flexibility to implement a variety of applications and facilitate programmability. In contrast, heterogeneous system-on-chips (SoCs) that combine general purpose and specialized processors offer great potential to achieve higher efficiency while maintaining programming flexibility. In particular, domain-specific SoCs (DSSoC), a class of heterogeneous architectures, tailor the architecture and processing elements (PE) to a specific domain. Hence, they can provide superior energy-efficiency compared to general purpose processors by exploiting the characteristics of target applications.

References

[1]

SimGrid 3.21 Documentation. http://simgrid.gforge.inria.fr/simgrid/3.21/doc/intro_concepts.html#simgrid-limits Accessed 2 Apr. 2019.

Google Scholar

[2]

C. Augonnet et al. StarPU: A Unified Platform for Task Scheduling on Heterogeneous Multicore Architectures. Concurrency and Computation: Practice and Experience, 23(2):187--198, 2011.

Digital Library

Google Scholar

[3]

G. Bhat et al. Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms. IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 26(3):544--557, 2018.

Digital Library

Google Scholar

[4]

J. Blythe et al. Task Scheduling Strategies for Workflow-based Applications in Grids. In Proc. of the IEEE Int. Symp. on Cluster Computing and the Grid, volume 2, pages 759--767, 2005.

Crossref

Google Scholar

[5]

T. D. Braun et al. A Comparison of Eleven Static Heuristics for Mapping a Class of Independent Tasks onto Heterogeneous Distributed Computing Systems. Journal of Parallel and Distributed computing, 61(6):810--837, Jun 2001.

Digital Library

Google Scholar

[6]

H. Casanova et al. Simgrid: A Sustained Effort for the Versatile Simulation of Large Scale Distributed Systems. arXiv preprint arXiv:1309.1630, 2013.

Google Scholar

[7]

E. L. de Souza Carvalho et al. Dynamic Task Mapping for MPSoCs. IEEE Design & Test of Computers, 27(5):26--35, 2010.

Digital Library

Google Scholar

[8]

L. T. Smit et al. Run-time Mapping of Applications to a Heterogeneous SoC. In Int. Symp. on System-on-Chip, pages 78--81. IEEE, 2005.

Crossref

Google Scholar

[9]

Y. Xiao et al. Self-Optimizing and Self-Programming Computing Systems: A Combined Compiler, Complex Networks, and Machine Learning Approach. IEEE Trans. Very Large Scale Integr. (VLSI) Syst., pages 1--12, 2019.

Digital Library

Google Scholar

Cited By

View all

Arda SNK AGoksoy AMack JKumbhare NSartor AAkoglu AMarculescu ROgras U(2020)DS3: A System-Level Domain-Specific System-on-Chip Simulation FrameworkIEEE Transactions on Computers10.1109/TC.2020.2986963(1-1)Online publication date: 2020
https://doi.org/10.1109/TC.2020.2986963
Mack JKumbhare NNK AOgras UAkoglu A(2020)User-Space Emulation Framework for Domain-Specific SoC Design2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW50202.2020.00016(44-53)Online publication date: May-2020
https://doi.org/10.1109/IPDPSW50202.2020.00016

Recommendations

Designing application-specific networks on chips with floorplan information
ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design

With increasing communication demands of processor and memory cores in Systems on Chips (SoCs), scalable Networks on Chips (NoCs) are needed to interconnect the cores. For the use of NoCs to be feasible in today's industrial designs, a custom-tailored, ...
A General Domain Specific Feature Transfer Framework for Hybrid Domain Adaptation

Heterogeneous domain adaptation needs supplementary information to link up different domains. However, such supplementary information may not always be available in real cases. In this paper, a new problem setting called hybrid domain adaptation is ...
Synthesis of networks on chips for 3D systems on chips
ASP-DAC '09: Proceedings of the 2009 Asia and South Pacific Design Automation Conference

Three-dimensional stacking of silicon layers is emerging as a promising solution to handle the design complexity and heterogeneity of Systems on Chips (SoCs). Networks on Chips (NoCs) are necessary to efficiently handle the 3D interconnect complexity. ...

Comments

Information & Contributors

Information

Published In

CODES/ISSS '19: Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis Companion

October 2019

64 pages

ISBN:9781450369237

DOI:10.1145/3349567

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 October 2019

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Conference

CODES/ISSS '19

CODES/ISSS '19: International Conference on Hardware/Software Codesign and System Synthesis

October 13 - 18, 2019

New York, New York

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
205
Total Downloads

Downloads (Last 12 months)14
Downloads (Last 6 weeks)2

Reflects downloads up to 08 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Arda SNK AGoksoy AMack JKumbhare NSartor AAkoglu AMarculescu ROgras U(2020)DS3: A System-Level Domain-Specific System-on-Chip Simulation FrameworkIEEE Transactions on Computers10.1109/TC.2020.2986963(1-1)Online publication date: 2020
https://doi.org/10.1109/TC.2020.2986963
Mack JKumbhare NNK AOgras UAkoglu A(2020)User-Space Emulation Framework for Domain-Specific SoC Design2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW50202.2020.00016(44-53)Online publication date: May-2020
https://doi.org/10.1109/IPDPSW50202.2020.00016

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Recommendations

Designing application-specific networks on chips with floorplan information

A General Domain Specific Feature Transfer Framework for Hybrid Domain Adaptation

Synthesis of networks on chips for 3D systems on chips

Comments

Information

Published In

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations