Dynamic resource management algorithms for edge computing using hardware accelerators
Pages 41 - 43
Abstract
Many Internet of Things (IoT) applications must perform their Big Data analytics tasks at the edge to meet their real-time needs and overcome the constraints on and reliability of network resources. Since traditional CPUs cannot meet these demands, solutions are sought by using accelerator hardware such as FPGAs, GPUs and TPUs to address these challenges. My doctoral research is focusing on ascertaining the feasibility of utilizing these accelerators for real-time IoT Big Data analytics, and in turn investigating dynamic resource management algorithms to schedule edge-based accelerator resources in the presence of highly dynamic IoT workloads.
References
[1]
H. Gupta, A. V. Dastjerdi, S. K. Ghosh, and R. Buyya, "iFogSim: A Toolkit for Modeling and Simulation of Resource Management Techniques in Internet of Things, Edge and Fog Computing Environments," Software: Practice and Experience (SPE), Volume 47, Issue 9, Pages: 1275--1296, ISSN: 0038-0644, Wiley Press, New York, USA, September 2017.
[2]
W. Shi and S. Dustdar, "The Promise of Edge Computing," in Computer, vol. 49, no. 5, pp. 78--81, May 2016.
[3]
S. Jiang et al., "Accelerating Mobile Applications at the Network Edge with Software-Programmable FPGAs," In proceedings of the IEEE INFOCOM 2018 - IEEE Conference on Computer Communications, Honolulu, HI, 2018, pp. 55--62.
[4]
D. Loghin, L. Ramapantulu and Y. M. Teo, "On Understanding Time, Energy and Cost Performance of Wimpy Heterogeneous Systems for Edge Computing," In proceedings of the 2017 IEEE International Conference on Edge Computing (EDGE), Honolulu, HI, 2017, pp. 1--8.
[5]
P. Pandey, P. Basu, K. Chakraborty and S. Roy, "GreenTPU: Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit," In proceedings of the textit2019 56th ACM/IEEE Design Automation Conference (DAC), Las Vegas, NV, USA, 2019, pp. 1--6.
[6]
E. Nurvitadhi, G. Venkatesh, J. Sim, D. Marr, R. Huang, J. O. G. Hock, Y. T. Liew, K. Srivatsan, D. Moss, S. Subhaschandra, and G. Boudoukh. 2017. "Can FPGAs Beat GPUs in Accelerating Next-Generation Deep Neural Networks?." In Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '17). ACM, New York, NY, USA, 5--14.
[7]
Y. D. Barve et al., "FECBench: A Holistic Interference-aware Approach for Application Performance Modeling," 2019 IEEE International Conference on Cloud Engineering (IC2E), Prague, Czech Republic, 2019, pp. 211--221.
[8]
S. Biookaghazadeh, M. Zhao, and F. Ren, "Are FPGAs Suitable for Edge Computing?." In proceedings of USENIX Workshop on Hot Topics in Edge Computing (HotEdge 18), Boston, Massachusetts, 2018.
Index Terms
- Dynamic resource management algorithms for edge computing using hardware accelerators
Recommendations
In-Datacenter Performance Analysis of a Tensor Processing Unit
ISCA '17: Proceedings of the 44th Annual International Symposium on Computer ArchitectureMany architects believe that major improvements in cost-energy-performance must now come from domain-specific hardware. This paper evaluates a custom ASIC---called a Tensor Processing Unit (TPU) --- deployed in datacenters since 2015 that accelerates ...
Comparing Hardware Accelerators in Scientific Applications: A Case Study
Multicore processors and a variety of accelerators have allowed scientific applications to scale to larger problem sizes. We present a performance, design methodology, platform, and architectural comparison of several application accelerators executing ...
Modeling and predicting performance of high performance computing applications on hardware accelerators
Hybrid-core systems speedup applications by offloading certain compute operations that can run faster on hardware accelerators. However, such systems require significant programming and porting effort to gain a performance benefit from the accelerators. ...
Comments
Information & Contributors
Information
Published In
December 2019
59 pages
Copyright © 2019 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
In-Cooperation
- USENIX Assoc: USENIX Assoc
- IFIP
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 09 December 2019
Check for updates
Author Tags
Qualifiers
- Short-paper
Conference
Middleware '19
Sponsor:
Acceptance Rates
Overall Acceptance Rate 203 of 948 submissions, 21%
Upcoming Conference
MIDDLEWARE '25
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 164Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 08 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in