Selective Sensor Placement for Cost-Effective Online Aging Monitoring and Resilience
Pages 95 - 102
Abstract
Aggressive technology scaling trends, such as thinner gate oxide without proportional downscaling of supply voltage, aggravate the aging impact and thus necessitate an aging-aware reliability verification and optimization framework during early design stages. In this paper, we propose a novel in-situ sensing strategy based on deploying transition detectors (TDs), for on-chip aging monitoring and resilience. Transformed into the set cover problem and then formulated into maximum satisfiability, the proposed problem of TD/sensor placement can be solved efficiently. Experimental results show that, by introducing at most 2.2% area overhead (for TD/sensor placement), the aging behavior of a target circuit can be effectively monitored, and the correctness of its functionality can be perfectly guaranteed with an average of 77% aging resilience achieved. In other words, with 2.2% area overhead, potential aging-induced timing errors can be detected and then eliminated, while achieving 77% recovery from aging-induced performance degradation.
References
[1]
International Technology Roadmap for Semiconductor, 2015.
[2]
J. W. McPherson. Reliability challenges for 45nm and beyond. In Proc. of DAC, pages 176--181, July 2006.
[3]
D. K. Schroder and J. A. Babcock. Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing. Journal of Applied Physics, 94(1):1--18, July 2003.
[4]
J. H. Stathis and S. Zafar. The negative bias temperature instability in MOS devices: a review. Microelectronics Reliability, 46(2--4):270--286, February 2006.
[5]
S. Chakravarthi, A. Krishnan, V. Reddy, C. F. Machala, and S. Krishnan. A comprehensive framework for predictive modeling of negative bias temperature instability. In Proc. of Int'l Reliability Physics Symp. (IRPS), pages 273--282, April 2004.
[6]
N. Kimizuka, T. Yamamoto, T. Mogami, K. Yamaguchi, K.s Imai, and T. Horiuchi. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling. In Proc. of Symp. on VLSI Technology, pages 73--74, June 1999.
[7]
S. V. Kumar, C. H. Kim, and S. S. Sapatnekar. An analytical model for negative bias temperature instability. In Proc. of ICCAD, pages 493--496, November 2006.
[8]
W. Wang, S. Yang, S. Bhardwaj, S. Vrudhula, F. Liu, and Y. Cao. The impact of NBTI effect on combinational circuit: modeling, simulation, and analysis. IEEE Trans. on VLSI, 18(2):173--183, February 2010.
[9]
S. Wang, J. Chen, and M. Tehranipoor. Representative critical reliability paths for low-cost and accurate on-chip aging evaluation. In Proc. of ICCAD, pages 736--741, November 2012.
[10]
F. Firouzi, F. Ye, K. Chakrabarty, and M. Tahoori. Representative critical-path selection for aging-induced delay monitoring. In Proc. of ITC, September 2013.
[11]
D. Lorenz, M. Barke, and U. Schlichtmann. Monitoring of aging in integrated circuits by identifying possible critical paths. Microelectronics Reliability, 54(6--7):1075--1082, June 2014.
[12]
M. Ebrahimi, Z. Ghaderi, E. Bozorgzadeh, and Z. Navabi. Path selection and sensor insertion flow for age monitoring in FPGAs. In Proc. of DATE, March 2016.
[13]
D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. Razor: a low-power pipeline based on circuit-level timing speculation. In Proc. of MICRO, pages 7--18, December 2003.
[14]
A. Amouri and M. Tahoori. A low-cost sensor for aging and late transitions detection in modern FPGAs. In Proc. of FPL, pages 329--335, September 2011.
[15]
M. Omana, D. Rossi, N. Bosio, and C. Metra. Low cost NBTI degradation detection and masking approaches. IEEE Trans. on Computers, 62(3):496--509, March 2013.
[16]
L. Lai, V. Chandra, R. Aitken, and P. Gupta. Slackprobe: a low overhead in situ on-line timing slack monitoring methodology. In Proc. of DATE, pages 282--287, March 2013.
[17]
C. Liu, M. A. Kochte, and H.-J. Wunderlich. Efficient observation point selection for aging monitoring. In Proc. of IOLTS, pages 176--181, July 2015.
[18]
MaxHS. http://www.maxhs.org/.
[19]
S. V. Kumar, C. H. Kim, and S. S. Sapatnekar. NBTI-aware synthesis of digital circuits. In Proc. of DAC, pages 370--375, June 2007.
[20]
S. Roy and D. Z. Pan. Reliability aware gate sizing combating NBTI and oxide breakdown. In Proc. of Int'l Conf. on VLSI Design, pages 38--43, January 2014.
[21]
B. C. Paul, K. Kang, H. Kufluoglu, M. A. Alam, and K. Roy. Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits. In Proc. of DATE, pages 780--785, March 2006.
[22]
K.-C. Wu and D. Marculescu. Aging-aware timing analysis and optimization considering path sensitization. In Proc. of DATE, pages 1572--1577, March 2011.
[23]
S. Kiamehr, F. Firouzi, M. Ebrahimi, and M. Tahoori. Aging-aware standard cell library design. In Proc. of DATE, pages 1--4, March 2014.
[24]
I.-C. Lin, K.-H. Li, C.-H. Lin, and K.-C. Wu. NBTI and leakage reduction using ILP-based approach. IEEE Trans. on VLSI, 22(9):2034--2038, September 2014.
[25]
X. Wang, M. Tehranipoor, and R. Datta. Path-RO: a novel on-chip critical path delay measurement under process variations. In Proc. of DAC, pages 640--646, June 2008.
[26]
D. Sengupta and S. S. Sapatnekar. Predicting circuit aging using ring oscillators. In Proc. of ASP-DAC, pages 430--435, January 2014.
[27]
W. Wang, Z. Wei, S. Yang, and Y. Cao. An efficient method to identify critical gates under circuit aging. In Proc. of ICCAD, pages 735--740, November 2007.
Index Terms
- Selective Sensor Placement for Cost-Effective Online Aging Monitoring and Resilience
Recommendations
On-chip aging sensor circuits for reliable nanometer MOSFET digital circuits
Accurate performance-degradation monitoring of nanometer MOSFET digital circuits is one of the most critical issues in adaptive design techniques for overcoming the performance degradation due to aging phenomena such as negative bias temperature ...
Selective gate-length biasing for cost-effective runtime leakage control
DAC '04: Proceedings of the 41st annual Design Automation ConferenceWith process scaling, leakage power reduction has become one of the most important design concerns. Multi-threshold techniques have been used to reduce runtime leakage power without sacrificing performance. In this paper, we propose small biases of ...
Coarse-Grained Online Monitoring of BTI Aging by Reusing Power-Gating Infrastructure
In this paper, we present a novel coarse-grained technique for monitoring online the bias temperature instability (BTI) aging of circuits by exploiting their power gating infrastructure. The proposed technique relies on monitoring the discharge time of ...
Comments
Information & Contributors
Information
Published In
March 2020
160 pages
Copyright © 2020 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 30 March 2020
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
ISPD '20
Sponsor:
Acceptance Rates
Overall Acceptance Rate 62 of 172 submissions, 36%
Upcoming Conference
ISPD '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 126Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)1
Reflects downloads up to 08 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in