Soft-Clustering Driven Flip-flop Placement Targeting Clock-induced OCV
Abstract
References
Index Terms
- Soft-Clustering Driven Flip-flop Placement Targeting Clock-induced OCV
Recommendations
OCV-aware top-level clock tree optimization
GLSVLSI '14: Proceedings of the 24th edition of the great lakes symposium on VLSIThe clock trees of high-performance synchronous circuits have many clock logic cells (e.g., clock gating cells, multiplexers and dividers) in order to achieve aggressive clock gating and required performance across a wide range of operating modes and ...
Clock-Tree Aware Multibit Flip-Flop Generation During Placement for Power Optimization
Utilizing multibit flip-flops (MBFFs) is one of the most effective power optimization techniques in modern nanometer integrated circuit design. Most of the previous works apply MBFFs without doing placement refinement of combinational logic cells. Such ...
Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation
DATE '17: Proceedings of the Conference on Design, Automation & Test in EuropeAdaptive clock generation to track critical path delay enables lowering supply voltage with improved timing slack under supply noise. This paper presents how to synthesize clock tree in adaptive clocking to fully exploit the clock data compensation (CDC)...
Comments
Information & Contributors
Information
Published In
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 191Total Downloads
- Downloads (Last 12 months)27
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in