Jen-Tien Yen
ABSTRACT
Multiprocessing (MP) design verification has been one of the bottlenecks for high performance microprocessor design projects. The problem is getting worse as the design complexity increases and more cache structures are integrated into one single chip. The challenges that MP verification faces today include: huge chip/system simulation model sizes, long simulation cycles, relative inefficiency of the simulation tools compared to uniprocessor, and so on. To solve these challenging problems, we developed a new methodology and simulation flow for an upcoming design in Motorola's G4 generation of microprocessors, MPC74XX1. The key strategy of this methodology was to start MP verification as early as the design implementation started. The same methodology/tool set were first developed for MP verification at the unit level, then reused at the multiple-unit level, and eventually reused at the chip/system level. In this paper, we will present the details of this methodology, and demonstrate why it is effective and efficient in detecting the majority of the MP functional defects at an early stage of the design phase.
- 1."The PowerPC Architecture: A Specification for a New Family of RISC Processors", edited by C. May, E. Silha, R. Simpson, and H. Warren, Morgan Kaufmann Publishers, 2nd Edition, 1994.Google Scholar
- 2."PowerPC User Instruction Set Architecture Book I, Book II, and Book III".Google Scholar
- 3.B. O'Krafka, S. Mandyam, J. Kreulen, R. Raghavan, A. Saha, and N. Malik, "MPTG: A Portable Test Generator for Cache- Coherent Multiprocessors", International Conference on Computers and Communications, 1995, pp 38--44.Google ScholarCross Ref
- 4.L. Giordano, D. Fields, J. Jalal, and N. Steinke, "Unique MP Verification Techniques for Symmetric Multiprocessing Systems", On-Chip System Design Conference (DesignCon99), pp245--267.Google Scholar
- 5.J. Monaco and J. Kasha, An Automatic Simulation Environment for PowerPC Design Verification", On-Chip System Design Conference (DesignCon95), pp12-1--12-13.Google Scholar
- 6.J.T. Yen, M. Sullivan, C. Montemayor, R Wilson, and R. Evers, "Overview of PowerPC 620 Multiprocessor Verification Strategy", International Test Conference, 1995, pp 167-174. Google ScholarDigital Library
- 7.Naras Iyengar, "Motorola's Next PowerPC Microarchitecture with AltiVec Technology", Microprocessor Forum, 1999.Google Scholar
Index Terms
- Multiprocessing design verification methodology for Motorola MPC74XX PowerPC microprocessor
Recommendations
The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor
COMPCON '95: Proceedings of the 40th IEEE Computer Society International ConferenceThe PowerPC 620 RISC microprocessor is the first chip for the application server and technical workstation product line within the PowerPC family. It utilizes a high performance microarchitecture with many advanced superscalar features to exploit ...
Design of the PowerPC 604e microprocessor
COMPCON '96: Proceedings of the 41st IEEE International Computer ConferenceThe PowerPC 604e microprocessor is a lower power, higher performance extension of the PowerPC 604 microprocessor. The 604e doubles the cache size and times the performance of memory accesses compared to the original 604. The 604e has also added hardware ...
Organization of the Motorola 88110 Superscalar RISC Microprocessor
Motorola's second-generation RISC microprocessor, which uses advanced techniques for exploiting instruction-level parallelism, including superscalar instruction issue, our-of-order instruction completion, speculative execution, dynamic instruction ...
Comments