research-article

Architectural Enhancements in Intel® Agilex™ FPGAs

Authors:

Jeffrey Chromczak,

Charles Chiasson,

Martin Langhammer,

Tim Vanderhoek,

Ilya GanusovAuthors Info & Claims

FPGA '20: Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Pages 140 - 149

https://doi.org/10.1145/3373087.3375308

Published: 24 February 2020 Publication History

Abstract

This paper describes architectural enhancements in Intel® Agilex™ FPGAs and SoCs. Agilex devices are built on Intel's 10nm process and feature next-generation programmable fabric, tightly coupled with a quad-core ARM processor subsystem, a secure device manager, IO and memory interfaces, and multiple companion transceiver tile choices. The Agilex fabric features multiple logic block enhancements that significantly improve propagation delays and integrate more effectively with the second-generation HyperFlexAgilex™ pipelined routing architecture. Routing connections are re-designed to be point-to-point, dropping intermediate connections featured in prior FPGA generations and replacing them with a wider variety of shorter wire types. Fine-grain programmable clock skew and time-borrowing were introduced throughout the fabric to augment the slack-balancing capabilities of HyperFlex registers. DSP capabilities are also extended to natively support new INT9/BFLOAT16/FP16 formats. Together, along with process and circuit enhancements, these changes support more than 40% performance improvement over the Stratix® 10 family of FPGAs.

References

[1]

M. Abadi, A. Agarwal, et al. TensorFlow: Large-Scale Machine Learning on Heterogeneous Distributed Systems. CoRR, abs/1603.04467, 2016.

[2]

C. Auth, A. Aliyarukunju, et al. A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects. In 2017 IEEE International Electron Devices Meeting (IEDM), pages 29.1.1--29.1.4, Dec 2017.

[3]

V. Betz and J. Rose. FPGA Routing Architecture: Segmentation and Buffering to Optimize Speed and Density. In Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, FPGA '99, pages 59--68, 1999.

Digital Library

[4]

C. Ebeling, D. How, D. Lewis, and H. Schmit. Stratix? 10 High Performance Routable Clock Networks. In Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '16, pages 64--73, 2016.

Digital Library

[5]

J. P. Fishburn. Clock Skew Optimization. IEEE Trans. Comput., 39(7):pages 945--951, July 1990.

Digital Library

[6]

Google. Using bfloat16 with TensorFlow Models, 2019. https://cloud.google.com/ tpu/docs/bfloat16.

[7]

IEEE. IEEE Standard for Floating-Point Arithmetic. IEEE Std 754--2008, pages 1--70, Aug 2008.

[8]

M. Langhammer and B. Pasca. Design and Implementation of an Embedded FPGA Floating Point DSP Block. In 2015 IEEE 22nd Symposium on Computer Arithmetic, 2015.

Digital Library

[9]

M. Langhammer and B. Pasca. Floating-Point DSP Block Architecture for FPGAs. In Proceedings of the 2015 ACM/SIGDA International Symposium on Field- Programmable Gate Arrays, FPGA '15, pages 117--125, 2015.

Digital Library

[10]

M. Langhammer, B. Pasca, and G. Baeckler. High Precision, High Performance FPGA Adders. In 2019 IEEE 27th Annual International Symposium on Field- Programmable Custom Computing Machines (FCCM), pages 298--306, April 2019.

[11]

C. E. Leiserson, F. M. Rose, and J. B. Saxe. Optimizing Synchronous Circuitry by Retiming (Preliminary Version). In R. Bryant, editor, Third Caltech Conference on Very Large Scale Integration, pages 87--116. Springer Berlin Heidelberg, Berlin, Heidelberg, 1983.

[12]

D. Lewis, E. Ahmed, et al. The Stratix II Logic and Routing Architecture. In Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Fieldprogrammable Gate Arrays, FPGA '05, pages 14--20, 2005.

Digital Library

[13]

D. Lewis, V. Betz, et al. The Stratix Routing and Logic Architecture. In Proceedings of the 2003 ACM/SIGDA Eleventh International Symposium on Field Programmable Gate Arrays, FPGA '03, pages 12--20, 2003.

Digital Library

[14]

D. Lewis, D. Cashman, et al. Architectural Enhancements in Stratix? V. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '13, pages 147--156, 2013.

Digital Library

[15]

D. Lewis, G. Chiu, et al. The Stratix? 10 Highly Pipelined FPGA architecture. In Proceedings of the 2016 ACM/SIGDA International Symposium on Field- Programmable Gate Arrays, FPGA '16, pages 159--168, 2016.

Digital Library

[16]

D. Stroobandt, P. Verplaetse, and J. Van Campenhout. Generating Synthetic Benchmark Circuits for Evaluating CAD Tools. IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 19(9):pages 1011--1022, 2000.

[17]

B. Vest. Design of a High-Density SoC FPGA at 20nm. In 2014 IEEE Hot Chips 26 Symposium, August 2014.

Cited By

Crary CPiard WStitt GHicks BBean CBurlacu BBanzhaf W(2025)Using FPGA devices to accelerate the evaluation phase of tree-based genetic programming: an extended analysisGenetic Programming and Evolvable Machines10.1007/s10710-024-09505-226:1Online publication date: 1-Jun-2025
https://dl.acm.org/doi/10.1007/s10710-024-09505-2
Crary CStitt GBurlacu BBanzhaf W(2025)It’s Time to Revisit the Use of FPGAs for Genetic ProgrammingGenetic Programming Theory and Practice XXI10.1007/978-981-96-0077-9_14(275-295)Online publication date: 28-Feb-2025
https://doi.org/10.1007/978-981-96-0077-9_14
Nikolić SNikolić S(2025)Time-Domain-Multiplexed InterconnectModern Programmable Interconnect Design10.1007/978-3-031-80629-2_9(285-311)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_9
Show More Cited By

Index Terms

Architectural Enhancements in Intel® Agilex™ FPGAs
1. Hardware
  1. Integrated circuits
    1. Reconfigurable logic and FPGAs

Recommendations

In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC(Abstract Only)
FPGA '18: Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

FPGAs or ASICs? There is a long-running debate on this. FPGAs are extremely flexible while ASICs offer top efficiency but inflexible. We believe that FPGAs and ASICs are better together, to offer both flexible and efficient solutions. We propose single-...
Architectural enhancements in Stratix V™
FPGA '13: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

This paper describes architectural enhancements in the Altera Stratix-V" FPGA architecture, built on a 28nm TSMC process, together with the data supporting those choices. Among the key features are time borrowing flip-flops, a doubling of the number of ...
Enhancements in UltraScale CLB Architecture
FPGA '15: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Each generation of FPGA architecture benefits from optimizations around its technology node and target usage. In this paper, we discuss some of the changes made to the CLB for Xilinx's 20nm UltraScale product family. We motivate those changes and ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

FPGA '20: Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

February 2020

346 pages

ISBN:9781450370998

DOI:10.1145/3373087

General Chair:
Stephen Neuendorffer
Xilinx, USA
,
Program Chair:
Lesley Shannon
Simon Fraser University, Canada

Copyright © 2020 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 24 February 2020

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

FPGA '20

Sponsor:

SIGDA

FPGA '20: The 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

February 23 - 25, 2020

CA, Seaside, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

51
Total Citations
View Citations
1,493
Total Downloads

Downloads (Last 12 months)262
Downloads (Last 6 weeks)7

Reflects downloads up to 08 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Crary CPiard WStitt GHicks BBean CBurlacu BBanzhaf W(2025)Using FPGA devices to accelerate the evaluation phase of tree-based genetic programming: an extended analysisGenetic Programming and Evolvable Machines10.1007/s10710-024-09505-226:1Online publication date: 1-Jun-2025
https://dl.acm.org/doi/10.1007/s10710-024-09505-2
Crary CStitt GBurlacu BBanzhaf W(2025)It’s Time to Revisit the Use of FPGAs for Genetic ProgrammingGenetic Programming Theory and Practice XXI10.1007/978-981-96-0077-9_14(275-295)Online publication date: 28-Feb-2025
https://doi.org/10.1007/978-981-96-0077-9_14
Nikolić SNikolić S(2025)Time-Domain-Multiplexed InterconnectModern Programmable Interconnect Design10.1007/978-3-031-80629-2_9(285-311)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_9
Nikolić SNikolić S(2025)Dedicated Placement for Fixed-Connectivity PatternsModern Programmable Interconnect Design10.1007/978-3-031-80629-2_8(237-282)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_8
Nikolić SNikolić S(2025)Fixed-Connectivity Pattern DesignModern Programmable Interconnect Design10.1007/978-3-031-80629-2_7(203-235)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_7
Nikolić SNikolić S(2025)Searching for Regular Switch-PatternsModern Programmable Interconnect Design10.1007/978-3-031-80629-2_6(175-202)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_6
Nikolić SNikolić S(2025)Switch Presence NegotiationModern Programmable Interconnect Design10.1007/978-3-031-80629-2_5(121-174)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_5
Nikolić SNikolić S(2025)Modeling Programmable Routing in Advanced TechnologiesModern Programmable Interconnect Design10.1007/978-3-031-80629-2_4(73-119)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_4
Nikolić SNikolić S(2025)BackgroundModern Programmable Interconnect Design10.1007/978-3-031-80629-2_3(45-70)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_3
Nikolić SNikolić S(2025)Where Did the FPGAs Come from and Where Are They Headed?Modern Programmable Interconnect Design10.1007/978-3-031-80629-2_2(13-44)Online publication date: 7-Mar-2025
https://doi.org/10.1007/978-3-031-80629-2_2
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten