Hasib Rahman
ABSTRACT
This paper describes an experimental multiplexing technique to combine data and clock signal, intended for single wire data Bus. The experimental multiplexing technique uses the metastable state of 5v TTL standard to carry clock signal such that a single wire can be used to carry data in synchronous manner without any software based encoding. Computer based simulator is first used to verify the idea and later hardware prototype is constructed to verify the validity of the idea in real world condition. The circuits worked as predicted in the simulator and worked well with minor unforeseen glitch in the hardware prototype. The data transfer rate of the experimental method is compared to multiple existing one wire data Bus to reveal that the experimental method enables the Bus to carry data at bit rate which is 30% to 62 % higher than the standard bit rate of existing single wire data Bus.
- Falk Alicke. Matthias Feulner. Frank Dehmelt. Ankur Verma. and G. Becke. March 2000-Revised August 2017. Application Report SLLA067C, Comparing Bus Solutions. Texas Instruments IncorporatedGoogle Scholar
- UNI/O Bus Specification, 2009, Microchip Technology Inc.Google Scholar
- Application Report SPMA057C. August 2013-Revised January 2018. 1-Wire Enumeration. Texas Instruments IncorporatedGoogle Scholar
- Application Report SSZC003a. 2013. I2C Guide 2013. Texas Instruments IncorporatedGoogle Scholar
- Bernhard Linke. Mar 27, 2008. Reference Design 4206, Choosing the Right 1-Wire Master for Embedded Applications. Maxim IntegratedGoogle Scholar
- M. Morris Mano, Michael D. Ciletti, 2012. Digital Design (4th edition), Pearson EducationGoogle Scholar
- Sashavalli Maniyar. 2008. 1-Wire Communication with PIC Microcontroller, Application note AN1199, Microchip Technology Inc.Google Scholar
- Jean-Marc Irazabal and Steve Blozis. March 24th 2003. Application note AN10216-01, I2C MANUAL. Philips SemiconductorsGoogle Scholar
- Albert Malvino. David J Bates. 2010. Electronic Principles (7th edition), Tata McGraw Hill Private LimitedGoogle Scholar
- ATmega32A datasheet. Microchip Technology Inc.Google Scholar
- User Manual UM0470. August 2016. STM8 SWIM communication protocol and debug module. STMicroelectronics NVGoogle Scholar
- Literature Number SPRUGP2A. March 2012. KeyStone Architecture Serial Peripheral Interface (SPI) User Guide. Texas Instruments IncorporatedGoogle Scholar
- Application note 148. 2014. Guidelines for reliable long 1-wire network. Maxim IntegratedGoogle Scholar
- B.P. Lathi and Zhi Ding. Modern digital and analog communication systems (International revised 4th edition). Oxford University PressGoogle Scholar
- Application Report 22085b. UNI/O Serial EEPROMs, Single I/O BUS Interface. Microchip Technology Inc.Google Scholar
Index Terms
- Experimental data and clock multiplexing technique for implementing single wire synchronous data Bus
Recommendations
Bus-pin-aware bus-driven floorplanning
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSIAs the number of buses increase substantially in multi-core SoC designs, the bus planning problem has become the dominant factor in determining the performance and power consumption of SoC designs. To cope with the bus planning problem, it is desirable ...
Zero-skew clock tree construction by simultaneous routing, wire sizing and buffer insertion
ICCAD '00: Proceedings of the 2000 international conference on Computer-aided designWe propose an integrated clock tree construction algorithm which performs simultaneous routing, wire sizing and buffer insertion. In existing approaches, wire sizing and clock buffer insertion are typically applied sequentially after a clock tree is ...
Bus-driven floorplanning with bus pin assignment and deviation minimization
As the number of buses increase substantially in multi-core SoC designs, the bus planning problem has become the dominant factor in determining the performance and power consumption of SoC designs. To cope with the bus planning problem, it is desirable ...
Comments