Abstract
With the trend of outsourcing fabrication, split manufacturing is regarded as a promising way to both acquire the high-end nodes in untrusted external foundries and protect the design from potential attackers. However, in this article, we show that split manufacturing is not inherently secure, that a hardware Trojan attacker can still recover necessary information with a proximity-based or a simulated-annealing-based mapping approach together with a probability-based or net-based pruning method at the placement level. We further propose a defense approach by moving the insecure gates away from their easily attacked candidate locations. Results on benchmark circuits show the effectiveness of our proposed methods.
- Oklahoma State University. 2015. System on chip (SoC) design flows. Retrieved from http://vlsiarch.ecen.okstate.edu/flow/.Google Scholar
- Intelligence Advanced Research Projects Activity. 2011. Trusted integrated circuits program. Retrieved from https://www.fbo.gov/utils/view?id=b8be3d5d5babbffc6975c370247a6.Google Scholar
- R. S. Chakraborty and S. Bhunia. 2009. HARPOON: An obfuscation-based SoC design methodology for hardware protection. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 28, 10 (Oct. 2009), 1493--1502. DOI:https://doi.org/10.1109/TCAD.2009.2028166Google ScholarDigital Library
- Abhijit Chatterjee and Richard Hartley. 1991. A new simultaneous circuit partitioning and chip placement approach based on simulated annealing. In Proceedings of the 27th ACM/IEEE Design Automation Conference. ACM, 36--39.Google ScholarDigital Library
- X. Chen, L. Wang, Y. Wang, Y. Liu, and H. Yang. 2017. A general framework for hardware trojan detection in digital circuits by statistical learning algorithms. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 36, 10 (Oct. 2017), 1633--1646. DOI:https://doi.org/10.1109/TCAD.2016.2638442Google ScholarCross Ref
- Zhang Chen, Pingqiang Zhou, Tsung-Yi Ho, and Yier Jin. 2016. How secure is split manufacturing in preventing hardware trojan? In Proceedings of the IEEE Asian Hardware-Oriented Security and Trust (AsianHOST’16). IEEE, 1--6.Google Scholar
- J. Francq and F. Frick. 2015. Introduction to hardware Trojan detection methods. In Proceedings of the Design, Automation Test in Europe Conference Exhibition. 770--775. DOI:https://doi.org/10.7873/DATE.2015.1101Google Scholar
- M. C. Hansen, H. Yalcin, and J. P. Hayes. 1999. Unveiling the ISCAS-85 benchmarks: A case study in reverse engineering. IEEE Design Test Comput. 16, 3 (July 1999), 72--80. DOI:https://doi.org/10.1109/54.785838Google ScholarDigital Library
- J. He, Y. Zhao, X. Guo, and Y. Jin. 2017. Hardware trojan detection through chip-free electromagnetic side-channel statistical analysis. IEEE Trans. Very Large Scale Integr. Syst. 25, 10 (Oct. 2017), 2939--2948. DOI:https://doi.org/10.1109/TVLSI.2017.2727985Google ScholarCross Ref
- F. Imeson, A. Emtenan, S. Garg, and M. V. Tripunitara. 2013. Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation. In Proceedings of the USENIX Conference. 495--510.Google Scholar
- M. Jagasivamani, P. Gadfort, M. Sika, M. Bajura, and M. Fritze. 2014. Split-fabrication obfuscation: Metrics and techniques. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust. 7--12. DOI:https://doi.org/10.1109/HST.2014.6855560Google Scholar
- Yier Jin. 2015. Introduction to hardware security. Electronics 4 (2015) 763--784.Google ScholarCross Ref
- Yier Jin and Y. Makris. 2008. Hardware trojan detection using path delay fingerprint. In Proceedings of the IEEE International Workshop on Hardware-Oriented Security and Trust. 51--57. DOI:https://doi.org/10.1109/HST.2008.4559049Google Scholar
- H. Li, Q. Liu, J. Zhang, and Y. Lyu. 2015. A survey of hardware trojan detection, diagnosis and prevention. In Proceedings of the International Conference on Computer-Aided Design and Computer Graphics. 173--180. DOI:https://doi.org/10.1109/CADGRAPHICS.2015.41Google Scholar
- W. Li, Z. Wasson, and S. A. Seshia. 2012. Reverse engineering circuits using behavioral pattern mining. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust. 83--88. DOI:https://doi.org/10.1109/HST.2012.6224325Google Scholar
- J. Magaa, D. Shi, J. Melchert, and A. Davoodi. 2017. Are proximity attacks a threat to the security of split manufacturing of integrated circuits?IEEE Trans. Very Large Scale Integr. Syst. 25, 12 (Dec. 2017), 3406--3419. DOI:https://doi.org/10.1109/TVLSI.2017.2748018Google Scholar
- U.S. Patent. 2004. Split manufacturing method for advanced semiconductor circuits.Google Scholar
- J. Rajendran, E. Gavas, J. Jimenez, V. Padman, and R. Karri. 2010. Towards a comprehensive and systematic classification of hardware Trojans. In Proceedings of IEEE International Symposium on Circuits and Systems. IEEE, Paris, France, 1871--1874.Google Scholar
- J. Rajendran, O. Sinanoglu, and R. Karri. 2013. Is split manufacturing secure?. In Design, Automation Test in Europe Conference Exhibition. 1259--1264. DOI:https://doi.org/10.7873/DATE.2013.261Google Scholar
- M. Rostami, F. Koushanfar, J. Rajendran, and R. Karri. 2013. Hardware security: Threat models and metrics. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. 819--823. DOI:https://doi.org/10.1109/ICCAD.2013.6691207Google Scholar
- J. A. Roy, F. Koushanfar, and I. L. Markov. 2010. Ending piracy of integrated circuits. Computer 43, 10 (Oct 2010), 30--38. DOI:https://doi.org/10.1109/MC.2010.284Google ScholarDigital Library
- A. Cozzie C. Grier W. Jiang S. T. King, J. Tucek and Y. Zhou. 2008. Designing and implementing malicious hardware. In Proceedings of the USENIX Conference. 51--58.Google Scholar
- Carl Sechen. 1988. Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing. In Proceedings of the 25th ACM/IEEE Design Automation Conference. IEEE Computer Society Press, 73--80.Google ScholarCross Ref
- R. Torrance and D. James. 2007. Reverse engineering in the semiconductor industry. In Proceedings of the IEEE Custom Integrated Circuits Conference. 429--436. DOI:https://doi.org/10.1109/CICC.2007.4405767Google Scholar
- Randy Torrance and Dick James. 2011. The state-of-the-art in semiconductor reverse engineering. In Proceedings of the 48th ACM/EDAC/IEEE Design Automation Conference (DAC’11). IEEE, 333--338.Google ScholarDigital Library
- K. Vaidyanathan, B. P. Das, and L. Pileggi. 2014. Detecting reliability attacks during split fabrication using test-only BEOL stack. In Proceedings of the ACM/EDAC/IEEE Design Automation Conference. 1--6. DOI:https://doi.org/10.1145/2593069.2593123Google Scholar
- K. Vaidyanathan, B. P. Das, E. Sumbul, R. Liu, and L. Pileggi. 2014. Building trusted ICs using split fabrication. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust. 1--6. DOI:https://doi.org/10.1109/HST.2014.6855559Google Scholar
- N. Viswanathan, M. Pan, and C. Chu. 2007. FastPlace 3.0: A fast multilevel quadratic placement algorithm with placement congestion control. In Proceedings of the Asia and South Pacific Design Automation Conference. 135--140. DOI:https://doi.org/10.1109/ASPDAC.2007.357975Google Scholar
- Y. Wang, P. Chen, J. Hu, G. Li, and J. Rajendran. 2018. The cat and mouse in split manufacturing. IEEE Trans. Very Large Scale Integr. Syst. 26, 5 (May 2018), 805--817. DOI:https://doi.org/10.1109/TVLSI.2017.2787754Google ScholarCross Ref
- Y. Wang, P. Chen, J. Hu, and J. J. V. Rajendran. 2016. The cat and mouse in split manufacturing. In Proceedings of the ACM/EDAC/IEEE Design Automation Conference. 1--6. DOI:https://doi.org/10.1145/2897937.2898104Google ScholarDigital Library
- K. Xiao, D. Forte, and M. M. Tehranipoor. 2015. Efficient and secure split manufacturing via obfuscated built-in self-authentication. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust. 14--19. DOI:https://doi.org/10.1109/HST.2015.7140229Google Scholar
- Y. Xie, C. Bao, and A. Srivastava. 2017. Security-aware 2.5D integrated circuit design flow against hardware IP piracy. Computer 50, 5 (May 2017), 62--71. DOI:https://doi.org/10.1109/MC.2017.121Google ScholarDigital Library
- Wenbin Xu, Lang Feng, Jeyavijayan J. V. Rajendran, and Jiang Hu. 2019. Layout recognition attacks on split manufacturing. In Proceedings of the 24th Asia and South Pacific Design Automation Conference. ACM, 45--50.Google ScholarDigital Library
Index Terms
- How Secure Is Split Manufacturing in Preventing Hardware Trojan?
Recommendations
Mitigation of Hardware Trojan based Denial-of-Service attack for secure NoCs
As Multiprocessor System-on-Chips (MPSoCs) continue to scale, security for Network-on-Chips (NoCs) is a growing concern as rogue agents threaten to infringe on the hardwares trust and maliciously implant Hardware Trojans (HTs) to undermine their ...
Layout recognition attacks on split manufacturing
ASPDAC '19: Proceedings of the 24th Asia and South Pacific Design Automation ConferenceOne technique to prevent attacks from an untrusted foundry is split manufacturing, where only a part of the layout is sent to the untrusted high-end foundry, and the rest is manufactured at a trusted low-end foundry. The untrusted foundry has front-end-...
Hardware Security in Advanced Manufacturing
GLSVLSI '22: Proceedings of the Great Lakes Symposium on VLSI 2022More and more digitized techniques and network connectivity are deployed to advanced manufacturing to enable remote system monitoring and automated production; however, this trend also leads to the traditional assumption of security in manufacturing not ...
Comments