Cited By
View all- Fang WLu YLiu SZhang QXu CWu Wills LZhang HXie Z(2025)Transferable Presynthesis PPA Estimation for RTL Designs With Data Augmentation TechniquesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.342090444:1(200-213)Online publication date: Jan-2025
- Liu FPei ZYu ZZheng HHe ZChen TYu B(2024)CBTune: Contextual Bandit Tuning for Logic Synthesis2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546766(1-6)Online publication date: 25-Mar-2024
- Liang RHo CAgnesina ALiu WRen HAmrouch HHu JGarg SLin Y(2024)ReLS: Retrieval Is Efficient Knowledge Transfer For Logic SynthesisProceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD10.1145/3670474.3685946(1-7)Online publication date: 9-Sep-2024
- Show More Cited By