A Study of FPGA-Based Supercomputing Platforms
Article No.: 52, Pages 1 - 5
Abstract
Field Programmable Gate Arrays (FPGAs) play a significant role in modern supercomputing by providing benefits of hardware speed as well as programmability. Recently, there has been many contributions about the application of FPGAs in the area of supercomputing. Consequently, this paper presents a brief review of existing work on FPGA-based supercomputing platforms.
References
[1]
A. Putnam et al., "A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services," in IEEE Micro, vol. 35, no. 3, pp. 10--22, May-June 2015.
[2]
André DeHon, S. (2008). Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation. United States: www.bookaid.org, p.877.
[3]
B. da Silva, A. Braeken, E. H. D'Hollander, A. Touhafi, J. G. Cornelis and J. Lemeire, "Comparing and combining GPU and FPGA accelerators in an image processing context," 23rd International Conference on Field programmable Logic and Applications, Porto, 2013, pp. 1--4.
[4]
B. Harikrishna and S. Ravi, "A survey on fault tolerance in FPGAs," 7th International Conference on Intelligent Systems and Control (ISCO), Coimbatore, Tamil Nadu, India, 2013, pp. 265--270.
[5]
E. N. Hartley, J. L. Jerez, A. Suardi, J. M. Maciejowski, E. C. Kerrigan and G. A. Constantinides, "Predictive Control Using an FPGA With Application to Aircraft Control," in IEEE Transactions on Control Systems Technology, vol. 22, no. 3, pp. 1006--1017, May 2014.
[6]
E. Nurvitadhi et al., "GraphGen: An FPGA Framework for Vertex-Centric Graph Computation," IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines, Boston, MA, 2014, pp. 25--28.
[7]
Emmanuel Ofori-Attah, Michael Opoku Agyeman: A survey of low power NoC design techniques. AISTECAT@HiPEAC 2017: 22--27
[8]
M. Awad, "FPGA supercomputing platforms: A survey," 2009 International Conference on Field Programmable Logic and Applications, Prague, 2009, pp. 564--568.
[9]
M. Véstias and H. Neto, "Trends of CPU, GPU and FPGA for high-performance computing," 24th International Conference on Field Programmable Logic and Applications (FPL), Munich, 2014, pp. 1--6.
[10]
Michael Opoku Agyeman, Ali Ahmadinia, Alireza Shahrabi: Efficient routing techniques in heterogeneous 3D Networks-on-Chip. Parallel Computing 39(9): 389--407 (2013)
[11]
Michael Opoku Agyeman, Ali Ahmadinia, Alireza Shahrabi: Heterogeneous 3D Network-on-Chip Architectures: Area and Power Aware Design Techniques. Journal of Circuits, Systems, and Computers 22(4) (2013)
[12]
Michael Opoku Agyeman, Ali Ahmadinia, Alireza Shahrabi: Low power heterogeneous 3D Networks-on-Chip architectures. HPCS 2011: 533--538
[13]
Michael Opoku Agyeman, Ali Ahmadinia, Nader Bagherzadeh:Performance and Energy Aware Inhomogeneous 3D Networks-on-Chip Architecture Generation. IEEE Trans. Parallel Distrib. Syst. 27(6): 1756--1769 (2016)
[14]
Michael Opoku Agyeman, Ali Ahmadinia: A systematic generation of optimized heterogeneous 3D Networks-on-Chip architecture. AHS 2013: 79--83
[15]
Michael Opoku Agyeman, Ali Ahmadinia: An adaptive router architecture for heterogeneous 3D Networks-on-Chip. NORCHIP 2011: 1--4
[16]
Michael Opoku Agyeman, Ali Ahmadinia: Optimised Application Specific Architecture Generation and Mapping Approach for Heterogeneous 3D Networks-on-Chip. CSE 2013: 794--801
[17]
Michael Opoku Agyeman, Ali Ahmadinia: Optimising Heterogeneous 3D Networks-on Chip. PARELEC 2011: 25--30
[18]
Michael Opoku Agyeman, Ali Ahmadinia: Power and area optimisation in heterogeneous 3D networks-on-chip architectures. SIGARCH Computer Architecture News 39(4): 106--107 (2011)
[19]
Michael Opoku Agyeman, Wen Zong: An Efficient 2D Router Architecture for Extending the Performance of Inhomogeneous 3D NoC-Based Multi-Core Architectures. SBAC-PAD Workshops 2016: 79--84
[20]
Michael Opoku Agyeman: Optimizing heterogeneous 3D networks-on-chip architectures for low power and high performance applications. Glasgow Caledonian University, UK 2014
[21]
Michael Opoku Agyeman, Wen Zong, Ji-Xiang Wan, Alex Yakovlev, Kenneth Tong, Terrence S. T. Mak: Novel Hybrid Wired-Wireless Network-on-Chip Architectures: Transducer and Communication Fabric Design. NOCS 2015: 32:1--32:2
[22]
Michael Opoku Agyeman, Ji-Xiang Wan, Quoc-Tuan Vien, Wen Zong, Alex Yakovlev, Kenneth Tong, Terrence S. T. Mak: On the Design of Reliable Hybrid Wired-Wireless Network-on-Chip Architecture. MCSoC 2015: 251--258
[23]
Michael Opoku Agyeman, Kenneth Tong, Terrence S. T. Mak: An Improved Wireless Communication Fabric for Emerging Network-on-Chip Design. FNC/MobiSPC 2015: 415--420
[24]
Michael Opoku Agyeman, Kin-Fai Tong, Terrence S. T. Mak: Towards reliability and performance-aware Wireless Network-on-Chip design. DFTS 2015: 205--210
[25]
Michael Opoku Agyeman, Quoc-Tuan Vien, Gary Hill, Scott J. Turner, Terrence S. T. Mak: An Efficient Channel Model for Evaluating Wireless NoC Architectures. SBAC-PAD Workshops 2016: 85--90
[26]
Michael Opoku Agyeman, Quoc-Tuan Vien, Terrence S. T. Mak: An Analytical Channel Model for Emerging Wireless Networks-on-Chip. CSE/EUC/DCABES 2016: 9--15
[27]
Michael Opoku Agyeman, Quoc-Tuan Vien, Ali Ahmadinia, Alexandre Yakovlev, Kin-Fai Tong, Terrence S. T.Mak: A Resilient 2-D Waveguide Communication Fabric for Hybrid Wired-Wireless NoC Design. IEEE Trans. Parallel Distrib. Syst. 28(2): 359--373 (2017)
[28]
Michael Opoku Agyeman, Ali Ahmadinia, Nader Bagherzadeh: Energy and performance-aware application mapping for inhomogeneous 3D networks-on-chip. Journal of Systems Architecture - Embedded Systems Design 89: 103--117 (2018)
[29]
N. Roshandel Tavana and V. Dinavahi, "A General Framework for FPGA-Based Real-Time Emulation of Electrical Machines for HIL Applications," in IEEE Transactions on Industrial Electronics, vol. 62, no. 4, pp. 2041--2053, April 2015.
[30]
S. M. Trimberger, "Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology," in Proceedings of the IEEE, vol. 103, no. 3, pp. 318--331, March 2015
[31]
T. Dorta, J. Jiménez, J. L. Martín, U. Bidarte and A. Astarloa, "Overview of FPGA-Based Multiprocessor Systems," International Conference on Reconfigurable Computing and FPGAs, Quintana Roo, 2009, pp. 273--278
Index Terms
- A Study of FPGA-Based Supercomputing Platforms
Recommendations
Reconfiguration of FPGA for Domain Specific Applications Using Embedded System Approach
ICSPS '09: Proceedings of the 2009 International Conference on Signal Processing SystemsToday’s systems are more complex and need higher performance. To accomplish this, systems include more hardware compared to software. This increases the use of FPGAs in modern systems because of its reconfiguration capabilities. FPGA contains many ...
Xilinx Adaptive Compute Acceleration Platform: VersalTM Architecture
FPGA '19: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate ArraysIn this paper we describe Xilinx's Versal-Adaptive Compute Acceleration Platform (ACAP). ACAP is a hybrid compute platform that tightly integrates traditional FPGA programmable fabric, software programmable processors and software programmable ...
Observed Memory Bandwidth and Power Usage on FPGA Platforms with OneAPI and Vitis HLS: A Comparison with GPUs
High Performance ComputingAbstractThe two largest barriers to adoption of FPGA platforms for HPC applications are the difficulty of programming FPGAs and the performance gap when compared to GPUs. To address the first barrier, new ecosystems like Intel oneAPI, and Xilinx Vitis HLS ...
Comments
Information & Contributors
Information
Published In
September 2019
397 pages
ISBN:9781450376617
DOI:10.1145/3386164
Copyright © 2019 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 06 June 2020
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
ISCSIC 2019
ISCSIC 2019: 2019 3rd International Symposium on Computer Science and Intelligent Control
September 25 - 27, 2019
Amsterdam, Netherlands
Acceptance Rates
ISCSIC 2019 Paper Acceptance Rate 77 of 152 submissions, 51%;
Overall Acceptance Rate 192 of 401 submissions, 48%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 82Total Downloads
- Downloads (Last 12 months)9
- Downloads (Last 6 weeks)1
Reflects downloads up to 05 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in