Ionel Zagan
ABSTRACT
Among many others aspects, technological improvements in the field of microelectronics and microprocessor architectures have radically changed modern systems integrated in real-time applications. The purpose of this study is to extend the hardware implementation of real-time operating system functions (HW- RTOS), thus improving the performance of the interrupt system and the hardware-handling block for events. The research presented in this paper regards the hardware implementation of the event selection mechanism and the introduction of specialized instruction to allow the automatic management of the events.
- Ayers, G. eXtensible Utah Multicore (XUM) project at the University of Utah. 2011--2012, [Online], Available: http://opencores.org/project, mips32r1, (Accessed: Sept. 2017).Google Scholar
- Ciobanu, E. E. The Events Priority in the nMPRA and Consumption of Resources Analysis on the FPGA. Advances in Electrical and Computer Engineering, vol.18, no.1, pp.137--144, 2018, doi: 10.4316/AECE.2018.01017.Google ScholarCross Ref
- Găitan, V.G., Găitan, N.C., Ungurean, I. CPU Architecture Based on a Hardware Scheduler and Independent Pipeline Registers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 9, pp. 1661--1674, Sept. 2015. doi:10.1109/TVLSI.2014.2346542.Google ScholarCross Ref
- Han, Y., Virupakshappa, K., Vitor Silva Pinto, E., Oruklu, E. Hardware/Software Co-Design of a Traffic Sign Recognition System Using Zynq FPGAs. MDPI Electronics 2015, 4, pp. 1062--1089. doi: 10.3390/electronics4041062.Google Scholar
- Koulamas, C., Lazarescu, M.T. Real-time embedded systems: Present and future. MDPI Electronics. 2018, 7, 205, doi: 10.3390/electronics7090205.Google ScholarCross Ref
- Lee, J., Mooney, V.J., Daleby, A., Ingstrom, K., Klevin, T., Lindh, L. A comparison of the RTU hardware RTOS with a hardware/software RTOS. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC), Kitakyushu, Japan, 24 January 2003; pp. 683--688. doi: 10.1109/ASPDAC.2003.1195108.Google ScholarDigital Library
- Maruyama, N., T. Ishihara & H. Yasuura, An RTOS in hardware for energy efficient software-based TCP/IP processing, 2010 IEEE 8th Symposium on Application Specific Processors (SASP), 2010, pp. 58--63. doi: 10.1109/SASP.2010.5521147.Google ScholarDigital Library
- Melnyk, A., Melnyk, V. Self-Configurable FPGA-Based Computer Systems. Advances in Electrical and Computer Engineering, vol.13, no.2, pp.33--38, 2013, doi:10.4316/AECE.2013.02005.Google ScholarCross Ref
- Moisuc, E. E., Larionescu, A.B., Găitan, V.G. Hardware Event Treating in nMPRA. In 12rt International Conference on Development and Application Systems, Suceava, Romania, pp. 66--69, May, 2014. doi: 10.1109/DAAS.2014.6842429.Google Scholar
- Roman, S., Mecha, H., Mozos, D. and Septien, J. Constant complexity scheduling for hardware multitasking in two dimensional reconfigurable field-programmable gate arrays. In IET Computers & Digital Techniques, vol. 2, no. 6, pp. 401--412, November 2008. doi: 10.1049/iet-cdt:20070060.Google ScholarCross Ref
- Tucci, P. Hardware/Software Design of Dynamic Real-Time Schedulers for Embedded Multiprocessor Systems, Online: https://sourceforge.net/p/xrt/, 2012.Google Scholar
- Vakili, S., Langlois, J. M. P. and Bois, G. Customised soft processor design: a compromise between architecture description languages and parameterisable processors. In IET Computers & Digital Techniques, vol. 7, no. 3, pp. 122--131, May 2013. doi: 10.1049/iet-cdt.2012.0088.Google ScholarCross Ref
- Xilinx. (2016), VC707 Evaluation Board for the Virtex-7 FPGA User Guide, [Online], Available: https://www.xilinx.com/support/documentation/boards_and_kits/vc707/ug885_VC707_Eval_Bd.pdf, (Accessed: Aug. 2016).Google Scholar
- Zagan, I. Improving the performance of CPU architectures by reducing the Operating System overhead. In 3rd IEEE Workshop on Advances in Information, Electronic and Electrical Engineering AIEEE'2015, pp. 1--6, Nov. 2015, Riga, Latvia. doi: 10.1109/AIEEE.2015.7367279.Google ScholarCross Ref
- Zagan, I., Găitan, V.G. Hardware RTOS: Custom Scheduler Implementation Based on Multiple Pipeline Registers and MIPS32 Architecture. Electronics 2019, 8, 211. doi:10.3390/electronics8020211.Google Scholar
Index Terms
- Hardware Scheduler Implementation based on Replicated Resource Architecture for Reconfigurable Systems
Recommendations
Hardware Resource Virtualization for Dynamically Partially Reconfigurable Systems
The dynamic partial reconfiguration technology enables an embedded system to adapt its hardware functionalities at run-time to changing environment conditions. However, reconfigurable hardware functions are still managed as conventional hardware devices,...
Configuration locking and schedulability estimation for reduced reconfiguration overheads of reconfigurable systems
Dynamically reconfigurable field-programmable gate arrays (FPGAs) hold the promise of providing a virtual hardware resource in which hardware circuits can be dynamically scheduled onto the available FPGA resources. However, reconfiguring an FPGA can ...
A Unified FPGA-Based System Architecture for 2-D Discrete Wavelet Transform
This paper presents a novel unified and programmable 2-D Discrete Wavelet Transform (DWT) system architecture, which was implemented using a Field Programmable Gate Array (FPGA)-based Nios II soft-core processor working in combination with custom ...
Comments