Zhen Zhuang
Xing Huang
Wen-Hao Liu
ABSTRACT
As the scale of VLSI circuits and fabrication costs increase rapidly, multi-FPGA prototyping systems are widely adopted in industry to make logic verification faster and cheaper. Since routing signals can usually exceed the number of I/O pins in an FPGA, timing division multiplexing (TDM) technique is required to solve this problem. FPGA routing for developing a prototyping system is a big challenge due to the signal delay of TDM. This paper presents MSFRoute, a multi-stage FPGA routing framework for timing division multiplexing technique, to optimize the signal delay and the routability for prototyping systems. In this work, a TDM ratios assignment algorithm with an efficient parallelization method is proposed to optimize inter-FPGA signal delay. Meanwhile, we propose a practical system clock period optimization method to solve critical signal delay problem. Experimental results show that our routing framework reduces TDM ratios by up to 88.3% with an average reduction rate of 41.8%. With the proposed parallelization method, total flow of MSFRoute can get up to 4.38X speedup with a 2.77X speedup on average.
Supplemental Material
- M. Turki, Z. Marrakchi, H. Mehrez, and M. Abid, "Signal multiplexing approach to improve inter-FPGA bandwidth of prototyping platform," Design Automation for Embedded Systems, vol. 19, no. 3, pp. 223--242, 2015.Google Scholar
Digital Library
- A. Ling and J. Anderson, "The role of FPGAs in deep learning," in Proceedings of International Symposium on Field-Programmable Gate Arrays, pp. 3--3, 2017.Google Scholar
- G. A. Constantinides, "FPGAs in the cloud," in Proceedings of International Symposium on Field-Programmable Gate Arrays, pp. 167--167, 2017.Google Scholar
- S. Hauck, "The roles of FPGAs in reprogrammable systems," Proceedings of the IEEE, vol. 86, no. 4, pp. 615--638, 1998.Google ScholarCross Ref
- J. Babb, R. Tessier, and A. Agarwal, "Virtual wires: Overcoming pin limitations in FPGA-based logic emulators," in Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pp. 142--151, 1993.Google Scholar
- G. L. Zhang, B. Li, M. Hashimoto, and U. Schlichtmann, "VirtualSync: Timing optimization by synchronizing logic waves with sequential and combinational components as delay units," in Proceedings of Design Automation Conference, pp. 26:1--26:6, 2018.Google Scholar
- W. N. N. Hung and R. Sun, "Challenges in large FPGA-based logic emulation systems," in Proceedings of International Symposium on Physical Design, pp. 26--33, 2018.Google Scholar
- J. Babb, R. Tessier, M. Dahl, S. Z. Hanono, D. M. Hoki, and A. Agarwal, "Logic emulation with virtual wires," IEEE TCAD, vol. 16, no. 6, pp. 609--626, 1997.Google Scholar
- M. Inagi, Y. Takashima, and Y. Nakamura, "Globally optimal time-multiplexing of inter-FPGA connections for multi-FPGA prototyping systems," IPSJ Transactions on System LSI Design Methodology, vol. 3, pp. 81--90, 2010.Google ScholarCross Ref
- M. Inagi, Y. Takashima, and Y. Nakamura, "Globally optimal time-multiplexing in inter-FPGA connections for accelerating multi-FPGA systems," in Proceedings of International Conference on Field Programmable Logic and Applications, pp. 212--217, 2009.Google Scholar
- M. Inagi, Y. Nakamura, Y. Takashima, and S. Wakabayashi, "Inter-FPGA routing for partially time-multiplexing inter-FPGA signals on multi-FPGA systems with various topologies," IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E98-A, no. 12, pp. 2572--2583, 2015.Google Scholar
- S.-C. Chen, R. Sun, and Y.-W. Chang, "Simultaneous partitioning and signals grouping for time division multiplexing in 2.5D FPGA-based systems," in Proceedings of International Conference on Computer-Aided Design, pp. 4:1--4:7, 2018.Google Scholar
- K. Mehlhorn, "A faster approximation algorithm for the Steiner problem in graphs," Information Processing Letters, vol. 27, no. 3, pp. 125--128, 1988.Google ScholarDigital Library
- 2019 ICCAD CAD Contest. Available: http://iccad-contest.org/2019/.Google Scholar
Index Terms
- MSFRoute: Multi-Stage FPGA Routing for Timing Division Multiplexing Technique
Recommendations
System-Level FPGA Routing for Logic Verification with Time-Division Multiplexing
Parallel and Distributed Computing, Applications and TechnologiesAbstractMulti-FPGA prototype design is widely used to verify modern VLSI circuits, but the limited number of connections between FPGAs in a multi-FPGA system may cause routing failure. Therefore, using time-division multiplexing (TDM) technology, multiple ...
Time-division multiplexing based system-level FPGA routing for logic verification
DAC '20: Proceedings of the 57th ACM/EDAC/IEEE Design Automation ConferenceMulti-FPGA prototyping is widely used for modern VLSI verification, but the limited number of inter-FPGA connections in a multi-FPGA system may cause routing failures. As a result, the time-division multiplexing (TDM) technique is adopted to increase its ...
Sequential Routing-based Time-division Multiplexing Optimization for Multi-FPGA Systems
Multi-field programming gate array (FPGA) systems are widely used in various circuit design-related areas, such as hardware emulation, virtual prototypes, and chiplet design methodologies. However, a physical resource clash between inter-FPGA signals and ...
Comments