ABSTRACT
A device that can measure the amount of paper, display it, and announce it by voice is designed. The hardware part of the device consists of two metal plates, a capacitor voltage detection circuit and a single-chip microcomputer; the software part uses the least square method for linear fitting, which reduces the amount of data required for system self-calibration, and uses statistical principles to reduce linear errors, which improves the accuracy of discriminating the number of sheets of paper.
- Yao Shufeng, Chen Yufei, Li Lin. Design of paper counting display device [J]. Technology and Market, 2019 (26): 32.Google Scholar
- Li Dan, Huang Yun. An automatic counting method for laminated paper based on machine vision [J]. Mechatronic Engineering Technology, 2017 (46): 14--15.Google Scholar
- Jiang Jin, Ao Yinhui, Xu Teng. Embedded Paper Vision Counting System [J]. Mechatronic Engineering Technology, 2016 (45): 5--6.Google Scholar
- ST Microelectronics.UM0427 Reference manual (Medium High debility STM32F101xx and SRM32F103xx advanced ARM-based 32-bit MCUs) [Z]. 2008.Google Scholar
- MIURA N, NAGASAKS A, MIYATAKE T. Extraction of finger-vein patterns using maximum curvature points in image profiles [J]. The Institute of Electronics Information and Communication Engineers, 2007, 90 (8): 1185--1194.Google Scholar
- Johnson D J, Johnson J R, Hilburn J L. Electric circuit analysis [M]. New Jersey: Prentice-Hall, Inc, 1989.Google Scholar
- Sun Lining, Yan Zugen, Chen Liguo. Design of Detection Circuit of Capacitive Micro Displacement Sensor [J]. Machinery and Electronics, 2005 (01): 33--35.Google Scholar
- Kang Huaguang. Electronic technology basic simulation part [M]. Sixth edition. Beijing: Higher Education Press, 2013.12.Google Scholar
- Qiu Hualin, Xiao Changyan, Jiang Shilong. Paper counting algorithm combining minimum curvature method with peak detection [J]. Journal of Electronic Measurement and Instrument, 2017 (31): 1477--1479.Google Scholar
Index Terms
- Design and Implementation of Paper Count Display System Based on STM32
Recommendations
Design of a Fuse-Time Testing System on STM32
CSA '13: Proceedings of the 2013 International Conference on Computer Sciences and ApplicationsFuse, as a sacrificial device, has been widely used to provide over-current protection for many kinds of wiring systems and electrical equipments. According to the phenomenon that the fuse-time is very short under over-current condition, this paper ...
Design and implementation of a differential LNA for WiMAX system
APCC'09: Proceedings of the 15th Asia-Pacific conference on CommunicationsThe low noise and high gain differential Low Noise Amplifier (LNA) was designed for an IEEE 802.16 Worldwide Interoperability Microwave Access (WiMAx) application. This paper presents a 3.3 GHz to 3.8 GHz CMOS LNA with differential and cascode circuits ...
Design and implementation of PFM mode high efficiency boost regulator
This paper presents the design and implementation of a low voltage DC---DC asynchronous boost regulator that works in PFM (pulse frequency modulation) mode. The booster is designed to supply low load condition of up to 20 mA with high efficiency. The ...
Comments