Xiaohan Gao
ABSTRACT
The performance of analog circuits is susceptible to various layout constraints, such as symmetry, matching, etc. Modern analog placement and routing algorithms usually need to take these constraints as input for high quality solutions, while manually annotating such constraints is tedious and requires design expertise. Thus, automatic constraint annotation from circuit netlists is a critical step to analog layout automation. In this work, we propose a graph learning based framework to learn the general rules for annotation of the symmetry constraints with path-based feature extraction and label filtering techniques. Experimental results on the open-source analog circuit designs demonstrate that our framework is able to achieve significantly higher accuracy compared with the most recent works on symmetry constraint detection leveraging graph similarity and signal flow analysis techniques. The framework is general and can be extended to other pairwise constraints as well.
- B. Razavi, Design of Analog CMOS Integrated Circuits, 1st ed. New York, NY, USA: McGraw-Hill, Inc., 2001.Google Scholar
Digital Library
- K. Kunal, M. Madhusudan, A. K. Sharma, W. Xu, S. M. Burns, R. Harjani, J. Hu, D. A. Kirkpatrick, and S. S. Sapatnekar, "Align: Open-source analog layout automation from the ground up," in Proc. DAC, 2019, pp. 1--4.Google ScholarDigital Library
- B. Xu, K. Zhu, M. Liu, Y. Lin, S. Li, X. Tang, N. Sun, and D. Z. Pan, "Magical:Toward fully automated analog ic layout leveraging human and machine intelligence," in Proc. ICCAD. IEEE, 2019, pp. 1--8.Google Scholar
- "DARPA IDEA program," https://www.darpa.mil/attachments/eri_design_proposers_day.pdf.Google Scholar
- K. Kunal, T. Dhar, M. Madhusudan, J. Poojary, A. Sharma, W. Xu, S. M. Burns, J. Hu, R. Harjani, and S. S. Sapatnekar, "GANA: Graph convolutional network based automated netlist annotation for analog circuits," in Proc. DATE, 2020.Google Scholar
- E. Charbon, E. Malavasi, and A. Sangiovanni-Vincentelli, "Generalized constraint generation for analog circuit design," in Proc. ICCAD, Nov 1993, pp. 408--414.Google Scholar
- M. Eick, M. Strasser, K. Lu, U. Schlichtmann, and H. E. Graeb, "Comprehensive generation of hierarchical placement rules for analog integrated circuits," IEEE TCAD, vol. 30, no. 2, pp. 180--193, Feb 2011.Google Scholar
- Q. Hao, S. Dong, S. Chen, X. Hong, Y. Su, and Z. Qu, "Constraints generation for analog circuits layout," in ICCCAS, vol. 2, June 2004, pp. 1339--1343 Vol.2.Google Scholar
- Z. Zhou, S. Dong, X. Hong, Q. Hao, and S. Chen, "Analog constraints extraction based on the signal flow analysis," in Proc. ASICON, vol. 2, Oct 2005, pp. 825--828.Google Scholar
- P. Wu, M. P. Lin, and T. Ho, "Analog layout synthesis with knowledge mining," in Proc. ECCTD, Aug 2015, pp. 1--4.Google Scholar
- M. Liu, W. Li, K. Zhu, B. Xu, Y. Lin, L. Shen, X. Tang, N. Sun, and D. Z. Pan, "S3DET: Detecting system symmetry constraints for analog circuits with graph similarity," in Proc. ASPDAC. IEEE, 2020, pp. 193--198.Google Scholar
- T. Massier, H. Graeb, and U. Schlichtmann, "The sizing rules method for cmos and bipolar analog integrated circuit synthesis," IEEE TCAD, vol. 27, no. 12, pp. 2209--2222, Dec 2008.Google Scholar
- R. Harjani, R. A. Rutenbar, and L. R. Carley, "A prototype framework for knowledge-based analog circuit synthesis," in Proc. DAC, 1987, pp. 42--49.Google Scholar
- T. Massier, H. Graeb, and U. Schlichtmann, "The sizing rules method for cmos and bipolar analog integrated circuit synthesis," IEEE TCAD, vol. 27, no. 12, pp. 2209--2222, 2008.Google Scholar
- M. Defferrard, X. Bresson, and P. Vandergheynst, "Convolutional neural networks on graphs with fast localized spectral filtering," in Proc. NeurIPS, 2016, pp. 3844--3852.Google Scholar
- T. N. Kipf and M. Welling, "Semi-supervised classification with graph convolutional networks," arXiv preprint arXiv:1609.02907, 2016.Google Scholar
- W. Hamilton, Z. Ying, and J. Leskovec, "Inductive representation learning on large graphs," in Proc. NeurIPS, 2017, pp. 1024--1034.Google Scholar
- A. v. d. Oord, Y. Li, and O. Vinyals, "Representation learning with contrastive predictive coding," arXiv preprint arXiv:1807.03748, 2018.Google Scholar
- P. Veličković, W. Fedus, W. L. Hamilton, P. Liò, Y. Bengio, and R. D. Hjelm, "Deep graph infomax," arXiv preprint arXiv:1809.10341, 2018.Google Scholar
Recommendations
Analog layout generator for CMOS circuits
In this paper, we present a new layout level automation tool for analog CMOS circuits, namely, analog layout generator (ALG). ALG is capable of generating individual or matched components as well as placement and routing. ALG takes performance ...
S3DET : Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity
ASPDAC '20: Proceedings of the 25th Asia and South Pacific Design Automation ConferenceSymmetry and matching between critical building blocks have a significant impact on analog system performance. However, there is limited research on generating system level symmetry constraints. In this paper, we propose a novel method of detecting ...
Universal Symmetry Constraint Extraction for Analog and Mixed-Signal Circuits with Graph Neural Networks
2021 58th ACM/IEEE Design Automation Conference (DAC)Recent research trends in analog layout synthesis aim for a fully automated netlist-to-GDSII design flow with minimum human efforts. Due to the sensitiveness of analog circuit layouts, symmetry matching between critical building blocks and devices can ...
Comments