Cited By
View all- Liu TSun YChen LLi XYuan MYoung E(2025)A Unified Parallel Framework for LUT Mapping and Logic OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.342907944:1(214-226)Online publication date: Jan-2025
- Guo ZHuang TJin ZZhuo CLin YWang RHuang R(2024)Heterogeneous Static Timing Analysis with Advanced Delay Calculator2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546507(1-6)Online publication date: 25-Mar-2024
- Sun YLiu TWong MYoung EDe V(2024)Massively Parallel AIG ResubstitutionProceedings of the 61st ACM/IEEE Design Automation Conference10.1145/3649329.3655987(1-6)Online publication date: 23-Jun-2024
- Show More Cited By