ShengYuan Zhou
ABSTRACT
This article is based on UVM (Universal Verification Methodology) to build a verification platform that can quickly verify the DUT (Design Under Test). The test platform skillfully uses the UVM components and flexible configuration scheme, which fully shows the strong advantages of the Universal Verification Methodology. The uniqueness of this verification platform is that it does not use UVM's reference model verification component. This verification platform is suitable for modules without algorithm models, such as high-speed interface to low-speed interface, Interrupt handling module, etc. A hierarchical register model is applied in the verification platform, which can configure registers quickly and flexibly. At the end of this article, the IP-level verification work of the Interrupt handling module and the coverage collection work are realized, which proves that the verification platform built in this article has higher flexibility and reusability. The verified Interrupt handling module is based on the AXI high-speed bus transmission protocol. The result of the verification is that the Interrupt handling module realizes the full and overflow of ring FIFO, and the bus meets the protocol requirements. At the same time, the coverage rate meets the verification requirements. Chip verification occupies an increasingly important position in the process of chip research and development, which is a key part of ensuring the smooth tapeout of chips.
- K. Salah and H. Mostafa, "Constructing Effective UVM Testbench for DRAM Memory Controllers," 2018 New Generation of CAS (NGCAS), Valletta, 2018, pp. 178--181.Google Scholar
- Kotha S., Ravimony R., Mohankumar N. (2020) Automated UVM Based Verification of Device Life Cycle Management IP. In: Pandian A., Ntalianis K., Palanisamy R. (eds) Intelligent Computing, Information and Control Systems. ICICCS 2019. Advances in Intelligent Systems and Computing, vol 1039. Springer, ChamGoogle ScholarCross Ref
- L. Shiva and L. Saiteja, "UVM based reusable verification IP for wishbone compliant SPI master core," International Journal of VLSI Design and Communication Systems, pp. 21--29, October 2018.Google Scholar
- L. Kappaganthu, A. Yadlapati and M. Durga Prakash, "High level verification of I2C protocol using system verilog and UVM," Smart Innovation, Systems and Technologies pp, 1--8, October 2017.Google Scholar
- X. Peng et al., "Function Verification of SRAM Controller Based on UVM," 2019 IEEE 13th International Conference on Anti-counterfeiting, Security, and Identification (ASID), Xiamen, China, 2019, pp. 1--5.Google Scholar
- IEEE Standard for Universal Verification Methodology Language Reference Manual," in IEEE Std 1800.2-2017, vol., no., pp. 1--472, 26 May 2017.Google Scholar
- S. Windmann and J. Jasperneite, "An FPGA based FIFO with efficient memory management," 2015 IEEE 20th Conference on Emerging Technologies & Factory Automation (ETFA), Luxembourg, 2015, pp. 1--4.Google Scholar
- Malhotra S., Prakash N.R. (2019) UVM-Based Verification IP of AMBA AXI Protocol Showing Multiple Transactions and Data Interconnect. In: Bera R., Sarkar S., Singh O., Saikia H. (eds) Advances in Communication, Devices and Networking. Lecture Notes in Electrical Engineering, vol 537. Springer, Singapore.Google ScholarCross Ref
- C. Elakkiya, N. S. Murty, C. Babu and G. Jalan, "Functional Coverage - Driven UVM Based JTAG Verification," 2017 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC), Coimbatore, 2017, pp. 1--7.Conference Name: ACM Woodstock conference.Google Scholar
Index Terms
- The Design Of UVM Verification Platform Based On Data Comparison
Recommendations
A Comprehensive Investigation of Universal Verification Methodology (UVM) Standard for Design Verification
ICSCA '20: Proceedings of the 2020 9th International Conference on Software and Computer ApplicationsUniversal Verification Methodology (UVM) is getting attention of researchers and functional verification community due to its advance flexibility, reusability and reliability features for design verification of multifaceted embedded systems. This is the ...
Design and verification of an ARM Watchdog Timer using UVM
The watchdog timer is an advanced microcontroller bus architecture (AMBA) compliant system-on-chip peripheral. It is an AMBA slave module and connects to the advanced peripheral bus (APB). It consists of a 32-bit down counter with a programmable timeout ...
UVM-based verification methodology for RFID-enabled smart-sensor systems
Universal verification methodology (UVM) is a standardized methodology for verifying integrated circuit designs. In this contribution, we present a UVM-based verification methodology for verifying mixed-signal smart-sensor systems. Our approach permits ...
Comments