Amina Zerdani
ABSTRACT
These days Systems-on-Chip (SoCs) have developed impressively in term of performances, reliability and integration capacity that has caused the number of cores (IPs) on the same chip to grow.In fact, multiplying the core number of the same chip has led to communication problems with internal signals, and traditional buses have not been able to handle too many cores with too many signals. To resolve this problem of intra-communication between the components of a same chip, a new definition that is a direct consequence of the complexity of recent and future SoCs has been implemented, it is the Network on Chips (NoC). In this paper we present a state of the art on few formals methods that improve the specification of communication in Network on Chips according to their on-chip communication, the problems they address and the different languages they use.
- Attah, E.O. and Agyeman, M.O. 2017.A Survey of Recent Contributions on Low Power NoC Architectures. in Computing Conference 2017, July 2017, London, UK, 1086--1090.Google Scholar
Cross Ref
- Achballah, A. B. and Saoud, S. B. 2013. A survey of network-on-chip tools. International Journal of Advanced Computer Science and Applications (IJACSA), vol. 4, no. 9.Google Scholar
- Khan, S., Anjum, S., Gulzari, U.A. and Torres, F.S.2018. Comparative analysis of network-on-chip simulation tools. IET Computers & Digital Techniques, vol. 12, vol. 1, 30--38.Google Scholar
- Achballah, A. B. and Saoud, S. B.2014. The design of a network-on-chip architecture based on an avionic protocol. International Journal of Advanced Computer Science and Applications (IJACSA), vol. abs/1401.4891.Google Scholar
- N.Ramos, K. D., A.Ribeiro, C.M. F., Moreira, A. M. and Silva, I.S. 2006.A Formal approach for Network-On-Chip design.in iiWAS2006: The 8th International Conference on Information Integration and Web-based Application & Services, (December 2006), Yogyakarta Indonesia, 347--358.Google Scholar
- Sharifi, Z., Mohammadi, S., Sirjani, and M. 2013.Comparison of NoC Routing Algorithms Using Formal Methods.in PDPTA'13: the International Conference on Parallel and Distributed Processing Techniques and Applications, (July 2013), Las Vegas, USA.Google Scholar
- Fateh, B. 2018. Formal Specification and Verification of Communication in Network-On-Chip: An Overview. International Journal of Recent Contributions from Engineering, Science & IT (iJES), (November 2018), vol. 6, no. 4, 15--31.Google Scholar
- Venkateswara, R., M. and al. 2016. An Effective on-Chip Network Topology for Network on Chip (Noc) Trade-Offs. Indian Journal of Science and Technology, (May 2016), vol. 9, no. 17.Google Scholar
- Xu, Y. Zhou, J. and Liu, S. 2011. Research and Analysis of Routing Algorithms for NoC.in Proccedings of 3rd International Conference on Computer Research and Development, Shanghai, China, 98--102.Google Scholar
- Kundu, S. and Chattopadhyay, S.2017. Network-on-Chip: The Next Generation of System-on-Chip Integration, 1st ed, Boca Raton, FL:CRC Press.Google Scholar
- Thakyal and Chatterjee, P. 2016. DIA-TORUS:A novel topology for Network On Chip design. International Journal of Computer Networks & Communications (IJCNC), (May 2016), vol. 8, no. 3, 137--148.Google Scholar
- Amde, M. and al.2005. Asynchronous on-chip networks. IET Computers & Digital Techniques, (March 2005) vol. 152, no. 2, 273--283.Google Scholar
- Tsiopoulos, L. 2010. Formal Model-Based development of Network-on-Chip systems. PhD.thesis, Åbo Akademi University, Turku, Finland.Google Scholar
- Lester, D. and Richards, D. 2008. Specification of a network-on-chip. in In Proceedings of the 20th UK Asynchronous Forum (UK-ASYNC).Google Scholar
- Gordon, A., Finne, S. and Jones, S.P. 1996. Concurrent Haskell. in Conference Record of POPL '96 Proceedings of the 23rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, St. Petersburg Beach, Florida, USA, 295--308.Google Scholar
- Furber, S. and al. 2013. Overview of the SpiNNaker system architecture. IEEE TRANSACTIONS ON COMPUTERS, (Decembre 2013), vol. 62, no. 12, 2454--2467. Google ScholarDigital Library
- Schmaltz, J. and Borrione, D. 2004. A Functional Approach to the Formal Specification of Networks on Chip. in 5 th Conference Formal Methods in Computer-Aided Design(FMCAD), Austin, Texas, USA, 52--66.Google Scholar
- Schmaltz, J. 2004. Functional Specification and Validation of the Octagon Network on Chip Using the ACL2 Theorem Prover.PhD.thesis, TIMA Laboratory - VDS Group Joseph Fourier University, Grenoble, France.Google Scholar
- Verbeek, F. and Schmaltz, J. 2010. Formal Specification of Networks-on-Chips: Deadlock and Evacuation.in Design, Automation & Test in Europe Conference & Exhibition, Dresden, Germany. Google ScholarDigital Library
- Holsmark, R., Hogberg, M. and Kumar, S. 2003. Modelling and Evaluation of a Network on Chip Architecture using SDL.in Procecdings of 11th International SDL Forum Conference System Design, Stuttgart, Germany. Google ScholarDigital Library
- Gebremichael, B. and al. 2005. Deadlock Prevention in the ÆTHEREAL Protocol. In CHARME'05 Proceedings of the 13 IFIP WG 10.5 international conference on Correct Hardware Design and Verification Methods, Saarbrücken, Germany, 345--348. Google ScholarDigital Library
- Shankar, N. 1996. PVS: Combining specification, proof checking, and model checking. (Nov 1996), FMCAD '96, LNCS 1166, Springer, 257--264. Google ScholarDigital Library
- Zaman, A. and Hasan, O. 2014. Formal verification of circuit-switched Network on chip (NoC) architectures using SPIN. in International Symposium on System-on-Chip (SoC), Tampere, Finland.Google Scholar
- Formal Specification of On-Chip Communications State Of The Art
Recommendations
Application of Formal Methods for System-Level Verification of Network on Chip
ISVLSI '11: Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSINetwork on chip (NoC) is a system design methodology that uses on-chip routers for integrating the resources on a system on chip (SoC). Applications on the SoC communicate through a layered communication protocol implemented on the NoC's router-based ...
Runtime Contention and Bandwidth-Aware Adaptive Routing Selection Strategies for Networks-on-Chip
This paper presents adaptive routing selection strategies suitable for network-on-chip (NoC). The main prototype presented in this paper uses contention information and bandwidth space occupancy to make routing decision at runtime during application ...
A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip
ISVLSI '09: Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSINetworks-on-chip (NoCs) can improve the communication bandwidth and power efficiency of multiprocessor systems-on-chip (MPSoC). However, traditional metallic interconnects consume significant amount of power to deliver even higher communication ...
Comments