Yan Kang
ABSTRACT
This paper brings forward a system and its implementation based on FPGA (Field-Programmable Gate Array) for video JPEG2000 codec and network transmission. According to configuring instructions from upper monitors of the encoding terminal and the decoding terminal, the FPGAs implemented configuring and then controlling of JPEG2000 codec chips and network communication chips. The encoding terminal converted analog video signal to digital signal for JPEG2000 codec's encoding, then sent coded data to the network communication chip to generate network messages which were then sent out to the Ethernet network. The decoding terminal received network messages from the Ethernet network through the network communication chip on it, then sent coded data to the JPEG2000 codec for decoding, finally converted digital video to analog signal for displaying. In this design, the system gave full play to the functions of each part, met real-time requirements in video or image encoding, decoding, and network transmission requirements.
- Dan Shi, Lisheng Zhang and Zhensong Wang, “JPEG2000 optimization and implementation in digital cinema”. Application Research of Computers, Vol.24 No.10, Oct.2007.Google Scholar
- Ke Yang, Mingye Liu, “FPGA Design of Adaptive Arithmetic Encoder for JPEG2000”. Transactions of Beijing Institute of Technology, Vol.27 No.3, Mar. 2005.Google Scholar
- Guofei Tang, Haifang Zhou and Qingping Tan,“Design and implementation of space-borne parallel remote sensing image compression system based on multi-core DSP”.Journal of Computer Applications, 37( 5) : 1246-1250, May 2017.Google Scholar
- Xiaomin Wu, Ruibin Zou and Guangying Ge, “Method of image compression based on ADV212”. Electronic Measurement Technology, Vol.40 No.3, Mar. 2017.Google Scholar
- Chao Lu, Shuo Liang, Shuai Yan and Huixin Zhang,“Design of high-speed real-time image transmission system based on FT601”. Modern Electronics Technique, Vol.42 No.14, Jul. 2019.Google Scholar
- JPEG2000 Video Codec ADV212. Analog Devices, Inc., 2006.Google Scholar
- Xudong Wang, Xiaowei Wang and Mingzhe Li, “Hardware design of embedded Video fusion processing system based on DM642”. Electronic Design Engineering, Vol.25 No.18, Sep. 2017.Google Scholar
- High-Performance Internet Connectivity Solution W5300 Version 1.1.1, WIZnet Co., Inc., 2008.Google Scholar
- Zhimei Du, Feng Wen and Kaihua Zhang, “Design and Implementation of High Speed Data Transmission System Based on W5300”.Journal of Ordnance Equipment Engineering, 41(03): 121-125, Mar. 2020.Google Scholar
- Yuwen Xia, “Design tutorial of digital systems using Verilog,” Beihang University Press, 10-11, Jul. 2003.Google Scholar
Recommendations
FPGA implementation of the JPEG2000 binary arithmetic (MQ) decoder
A flexible FPGA implementation of the JPEG-2000 binary arithmetic decoder is presented in this paper. The proposed JPEG2000 binary arithmetic decoder reduces the amount of resources used on the FPGA allowing 19% more entropy block decoders to fit on ...
Implementation of MPEG codec system Based on FPGA and Upper Computer
ICCIS '13: Proceedings of the 2013 International Conference on Computational and Information SciencesDue to the huge amount of calculations of video compression, its implementation needs the support of powerful computing capability. This article briefly describes the principles and key technologies of MPEG-1, and proposes an implementation method of ...
Mixed-resolution HEVC based multiview video codec for low bitrate transmission
There has been increasing demand for multiview video transmission over band limited channel over past years and various techniques have been proposed to fulfil this need. In this paper, a High Efficiency Video Codec (HEVC) based spatial resolution ...
Comments