Yizhe Liu
ABSTRACT
Nowadays, complementary-metal-oxide-semiconductor (CMOS) is widely used in large scale integrated circuits. In this paper, two typical cases of Very Large Scale Integration (VLSI) are selected. CMOS technology is compared with other two commonly used technologies (Transistor-Transistor logic (TTL) and Emitter-coupled logic (ECL)), and the advantages of CMOS technology are analyzed. In the gate array, because of the advantages of temperature stability, stronger anti-noise ability and lower power consumption, CMOS technology is widely used. In the 5G communication, the cost of CMOS technology is much lower than it of ECL. The speed disadvantage of CMOS is also compensated for by certain technologies. For these reasons, CMOS technology is widely used in VLSI. This paper also prospects the improvement space of other technologies, and how to improve other technologies can make it more widely used in VLSI is discussed. Taking advantage of the gain advantage could help TTL technology become more mainstream in some types of integrated circuits, and solving the cost problem could lead to significant improvements in ECL technology.
- CMOS Technology in Very Large Scale Integrated Circuits (VLSI). Kayama Jin,1982.Google Scholar
- Serial Port Complete. Jan Axelson, 2001.Google Scholar
- Study on Detailed Placement Algorithms in VLSI. Liu Jie,2010.Google Scholar
- A typical MOSFET, engineering360, https://www.globalspec.com/learnmore/semiconductors/discrete/transistors/metal_oxide_semiconductor_fet_mosfetGoogle Scholar
- CMOS Technology, Difference Between CMOS and NMOS Technology, admin. https://www.watelectronics.com/difference-cmos-nmos-technology/.Google Scholar
- High Density CMOS Gate Arrays and Their Properties. Hyo-kyu Nishimura,1984.Google Scholar
- TTL chip (7400) .https://avelectronics.cc/producto/7400/Google Scholar
- Fundamental Digital Electronic Technique. Yan Shi, 2016.Google Scholar
- Trigger Mode and Anti-jamming Ability Comparison between TTL and CMOS Master-slave JK Triggers. Wang Mei,2000.Google Scholar
- Research and Design of CMOS Phase Locked Loop for Radio Frequency Transceiver of 5G Communication. You Suming,2020.Google Scholar
- An ECL inverter/buffer, ALL ABOUT CIRCUITS, https://www.allaboutcircuits.com/technical-articles/the-basics-of-emitter-coupled-logic-ECL-inverter-bufferGoogle Scholar
- Design and implementation of CMOS millimeter-wave ICs and 4096 TX/4096 RX very-large-scale integrated phased-array antenna (in Chinese). Zhao D X, Chen Z H, You X H, 2021.Google Scholar
- Difference analysis of gallium arsenide and silicon semiconductor manufacturing process. Huang Guozhou, Zhang Yi, Ha Jianyu,2003Google Scholar
Recommendations
Quaternary CMOS Combinational Logic Circuits
ICIMT '09: Proceedings of the 2009 International Conference on Information and Multimedia TechnologyGood Characteristics and advantages of multi-valued logic (MVL) electronic systems and circuits are created great interest for its practical implementation. This paper presents voltage mode quaternary CMOS circuit design using 90nm technology. Basic ...
Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits
The quality of the design of large-scale integrated circuits is determined by such figures of merit as silicon area, power consumption, and switching-time performance. We address here the problem of the automatic synthesis of digital circuits with the ...
From Multi-Valued Current Mode CMOS Circuits to Efficient Voltage Mode CMOS Arithmetic Operators
ISMVL '95: Proceedings of the 25th International Symposium on Multiple-Valued LogicAbstract: We show that a 3-valued current mode CMOS 2-input BSC adder can be converted into a CMOS binary 4-2 counter or into a 1-digit Avizienis-like adder using a redundant number representation. Using a current mode algorithm to derive binary CMOS ...
Comments