Cited By
View all- Fang WLu YLiu SZhang QXu CWu Wills LZhang HXie Z(2025)Transferable Presynthesis PPA Estimation for RTL Designs With Data Augmentation TechniquesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.342090444:1(200-213)Online publication date: Jan-2025
- Levy AWalston JSamanta SRaina PDiamantidis S(2024)FastPASE: An AI-Driven Fast PPA Speculation Engine for RTL Design Space Optimization2024 25th International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED60706.2024.10528750(1-8)Online publication date: 3-Apr-2024
- Zheng HHe ZLiu FPei ZYu BKim T(2024)LSTP : A Logic Synthesis Timing PredictorProceedings of the 29th Asia and South Pacific Design Automation Conference10.1109/ASP-DAC58780.2024.10473925(728-733)Online publication date: 22-Jan-2024
- Show More Cited By