skip to main content
10.1145/3472410.3472419acmotherconferencesArticle/Chapter ViewAbstractPublication PagescompsystechConference Proceedingsconference-collections
research-article

Multi-input Asynchronous Arbiter with Parallel Connection of Input Signals. Arbitration in Conditions of Superscalarity

Published: 07 October 2021 Publication History

Abstract

The research is devoted to problems caused by the impossibility to satisfy the requests for immediate service of a subscriber of a given resource in the conditions of various forms of parallelism. It is stated that the solution to the problem consists in abandoning a parallel organization and moving to a sequential one, which requires the introduction of a certain order of service, as well as equipment for its implementation. A new solution is presented, implementing an order of asynchronous arbitration based on the understanding of the competition of service requests over time. Based on this line, a system for synthesis of a multi-input asynchronous arbiter with parallel joining of input events is presented.
The form of parallelism known as superscalarity is specifically considered. The study showed that arbitrage in the context of a superscalar resource is a new and unexplored task. Its decision requires arbitration of the second event in an order, and if necessary, subsequent ones in time.

References

[1]
Tyanev D.S., Asynchronous pipeline systems with common structure (synthesis methodology).
[2]
Tyanev D.S., Petkova Y.P., Operation arbitration. Synthesis of multi-input asynchronous arbiter with serial connection of input signals. CompSysTech'21. To be presented at the same conference - CompSysTech’21.
[3]
Varshavsky V.I., M.A. Kishinevsky at al., Automatic control of asynchronous processes in computers and discrete systems, Moscow, “Science”, 1986 (in Russian)
[4]
David J. Kinniment, Synchronization and Arbitration in Digital Systems, ISBN 978-0470-51082-7, John Wiley & Sons Ltd, 2007.
[5]
Ahmet Bindal, Fundamentals of Computer Architecture and Design. Spriger ISBN 978-3-319-25809-6. 2017.
[6]
David A. Patterson, John L. Hennessy, Computer Organization and Design (The Hardware, Software Interface). 5-th Ed. ISBN 978-0-12-407726-3. Elservier, 2014. pp.1024.
[7]
Stephen St. Michael, Simple Priority Arbiters. From: https://www.allaboutcircuits.com/technical-articles/simple-priority-arbiter
[8]
Bystrov A., D.J. Kinniment; A. Yakovlev, Priority arbiters. ASYNC 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems. IEEE ISBN: 0-7695-0586-4.
[9]
Hardik Shah, Kai Huang, Alois Knoll, The Priority Division Arbiter for low WCET and high Resource Utilization in Multi-core Architectures. From: https://mediatum.ub.tum.dedoc1281567914617.pdf .

Cited By

View all
  • (2021)Input Arbiter for Router Allocator in MPP Computers with Double-loop Hypercube Network Topology2021 International Conference Automatics and Informatics (ICAI)10.1109/ICAI52893.2021.9639854(378-381)Online publication date: 30-Sep-2021

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences
CompSysTech '21: Proceedings of the 22nd International Conference on Computer Systems and Technologies
June 2021
230 pages
ISBN:9781450389822
DOI:10.1145/3472410
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 October 2021

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. Asynchronous arbitration
  2. Multi-input arbiter
  3. Superscalarity

Qualifiers

  • Research-article
  • Research
  • Refereed limited

Conference

CompSysTech '21

Acceptance Rates

Overall Acceptance Rate 241 of 492 submissions, 49%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)3
  • Downloads (Last 6 weeks)0
Reflects downloads up to 22 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2021)Input Arbiter for Router Allocator in MPP Computers with Double-loop Hypercube Network Topology2021 International Conference Automatics and Informatics (ICAI)10.1109/ICAI52893.2021.9639854(378-381)Online publication date: 30-Sep-2021

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

HTML Format

View this article in HTML Format.

HTML Format

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media