skip to main content
10.1145/3472410.3472420acmotherconferencesArticle/Chapter ViewAbstractPublication PagescompsystechConference Proceedingsconference-collections
research-article

Asynchronous Arbitration. Synthesis of Multi-input Asynchronous Arbiter with Consecutive Connection of Input Signals

Published: 07 October 2021 Publication History

Abstract

The research is devoted to problems caused by the impossibility to satisfy the requests for immediate service of a subscriber of a given resource in the conditions of various forms of parallelism. It is stated that the solution to the problem consists in the abandonment of a parallel organization and the transition to a consecutive one, which requires a certain order of service, as well as equipment for its implementation. A new solution is presented, which implements an order of asynchronous arbitration based on the understanding of the competition of service requests over time. Based on this, a specification for the synthesis of a metastable element and as a result of a fast two-input arbiter is formulated. Based on the latter, a system for synthesis of a multi-input asynchronous arbiter with sequential joining of input events is presented.

References

[1]
L. Marino, General theory of metastable operation. IEEE Transactions on Computers, Vol. C-30, No.2, Feb. 1981, pp. 107-115.
[2]
Computation Structures. 10-Synchronization and Arbitration. From: https://computationstructures.org/notes/arbitration/notes.html .
[3]
Kinniment D.J., Woods, J.V., Synchronization and arbitration circuits in digital systems. Proceedings IEE, Vol.123, No.10, pp. 961-966. October 1976.
[4]
Ran Ginosar, Fourteen Ways to Fool Your Synchronizer. Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems - ASYNC 2003.
[5]
Anderson J.H., Goupta, M.G., A New Explanation of the Glitch Phenomenon. Acta Informatica, Vol. 28, No. 4, pp. 297-309, April 1991.
[6]
Andrey Mokhov, Alex Yakovlev, Soft_arbiters, 2010. From: https://www.researchgate.net/publication/267563422_Soft_arbiters.
[7]
Andrey Mokhov, Victor Khomenko, Alex Yakovlev, Flat Arbiters. Ninth International Conference on Application of Concurrency to System Design, 2009, pp. 99-108, IEEE – ISBN: 978-0-7695-3697-2.
[8]
Stephen A. Ward, Robert H. Halstead, Jr., Computation Structures. ISBN 0-07-068147-3, McGraw-Hill, 1989.
[9]
David J. Kinniment, Synchronization and Arbitration in Digital Systems. ISBN 978-0470-51082-7, John Wiley & Sons Ltd, 2007.
[10]
David J. Kinniment, Synchronization and Arbitration in GALS. Electronic Notes in Theoretical Computer Science 245 (2009).
[11]
74F786 - 4-bit asynchronous bus arbiter. Data sheet. Philips.
[12]
James Copus, Arbiter for an Asynchronous Counterflow Pipeline.
[13]
From: http://www.eleceng.ohio-state.edu/∼bibyk/ee721/arbiter_proposal.pdf.
[14]
Jun Zhou, Design and Measurement of Synchronizers. PhD-thesis, Newcastle University, 2008.
[15]
Man-Chen Huang, Self-Timed Torus Interconnection Network with one-of-five encoding. Thesis of Master, Hsinchu, Taiwan, Republic of China, 2008.
[16]
Juan-Chico J., Bellido M., Acosta, A., Valencia, M., Huertas, J., Analysis of Metastable Operation in a CMOS Dynamic D-Latch. Analog Integrated Circuits and Signal Processing, 14, pp. 143-157, 1997.
[17]
Anthony C. Davies, Metastability in Latches, Arbiters and Data-convertors. Dept. of Electronic Engineering, King's College, University of London, 1999.
[18]
Felicijan Tomaz, An Asynchronous Low Latency Arbiter for Quality of Service (QoS) Applications. Proc. 15th IEEE Int. Conf. on Microelectronics, December 2003, pp. 123-126.
[19]
Steven M. Nowick, Montek Singh, Asynchronous Design - Part 1: Overview and Recent Advances. IEEE Design & Test, vol. 32, Issue: 3, pp. 5-18, 2015.
[20]
Steven M. Nowick, Montek Singh, Asynchronous Design - Part 2: Systems and Methodologies. IEEE Design & Test, vol. 32, Issue: 3, pp. 19-28. 2015.
[21]
Varshavsky V.I., M.A. Kishinevsky at al., Automatic control of asynchronous processes in computers and discrete systems, Moscow, “Science”, 1986 (in Russian).
[22]
Zalivaka S.S., Synthesis of hardware for unclonable identification and random number sequence generators on complex programmable logic devices. PhD Thesis, Minsk, Belarusia, 2018. From: https://vak.gov.by/sites/default/files/2018-09/Zalivaka.pdf .
[23]
Charles L. Seitz, System timing. Chapter 7 of "In Introduction to VLSI Systems" (Carver Mead and Lynn Conway), pp. 218-262. Addison Westley, 1978.
[24]
Proceedings of the Eighteenth UK Asynchronous Forum. School of Electrical, Electronic and Computer Engineering, Newcastle. September, 2006. From: http://async.org.uk/ukasyncforum18/Forum18.pdf .
[25]
Sina Jafroodi, Simulation analysis and design of asynchronous CMOS arbiter. PhD Thesis. Lehigh University, 1986. Available from: https://preserve.lehigh.edu/etd/4686 .
[26]
Understanding Metastability in FPGAs. ALTERA White Paper. 2009.
[27]
From: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01082-quartus-ii-metastability.pdf
[28]
Rozhenko D.N., Metastable state of a trigger and ways to eliminate it, journal young scientist”, № 31 (165), pp.14-17. ISSN 2072-0297. Moscow, 2017 (in Russian).
[29]
Franklin P. Posser, David E. Winkel, The Art of Digital Design, 2 ed., Prentice-Hall, ISBN 0-13-046780-4. 1987, pp. 546.
[30]
Chaney Thomas J., Comment on ''A note on synchronizer or interlock maloperation''. IEEE Transactions on Computers C-28, October 1979, p. 802. Metastability experiments. From: https://www.semanticscholar.org/paper/Comments-on-%22A-Note-on-Synchronizer-or-Interlock-Chaney/a2ccc240aa8af0369c1cf36adad52966834163fe .

Cited By

View all
  • (2021)Input Arbiter for Router Allocator in MPP Computers with Double-loop Hypercube Network Topology2021 International Conference Automatics and Informatics (ICAI)10.1109/ICAI52893.2021.9639854(378-381)Online publication date: 30-Sep-2021

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences
CompSysTech '21: Proceedings of the 22nd International Conference on Computer Systems and Technologies
June 2021
230 pages
ISBN:9781450389822
DOI:10.1145/3472410
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 October 2021

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. Arbiter
  2. Asynchronous arbitration
  3. Metastable element

Qualifiers

  • Research-article
  • Research
  • Refereed limited

Conference

CompSysTech '21

Acceptance Rates

Overall Acceptance Rate 241 of 492 submissions, 49%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)3
  • Downloads (Last 6 weeks)0
Reflects downloads up to 22 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2021)Input Arbiter for Router Allocator in MPP Computers with Double-loop Hypercube Network Topology2021 International Conference Automatics and Informatics (ICAI)10.1109/ICAI52893.2021.9639854(378-381)Online publication date: 30-Sep-2021

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

HTML Format

View this article in HTML Format.

HTML Format

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media