research-article

Thermal-aware optical-electrical routing codesign for on-chip signal communications

Authors:

Kuan-Cheng Chen,

Yao-Wen ChangAuthors Info & Claims

DAC '22: Proceedings of the 59th ACM/IEEE Design Automation Conference

Pages 1279 - 1284

https://doi.org/10.1145/3489517.3530404

Published: 23 August 2022 Publication History

Abstract

The optical interconnection is a promising solution for on-chip signal communication in modern system-on-chip (SoC) and heterogeneous integration designs, providing large bandwidth and high-speed transmission with low power consumption. Previous works do not handle two main issues for on-chip optical-electrical (O-E) co-design: the thermal impact during O-E routing and the trade-offs among power consumption, wirelength, and congestion. As a result, the thermal-induced band shift might incur transmission malfunction; the power consumption estimation is inaccurate; thus, only suboptimal results are obtained. To remedy these disadvantages, we present a thermal-aware optical-electrical routing co-design flow to minimize power consumption, thermal impact, and wirelength. Experimental results based on the ISPD 2019 contest benchmarks show that our co-design flow significantly outperforms state-of-the-art works in power consumption, thermal impact, and wire-length.

References

[1]

25-56 Gbps silicon photonics on 28nm CMOS. https://www.tsmc.com/support/oip/2017/techpapers/2_01.htm. Accessed: 2019-11-16.

[2]

Bringing photonic signaling to digital microelectronics. https://www.darpa.mil/news-events/2018-11-01. Accessed: 2019-08-10.

[3]

IBM Research---Zurich: Wavelength division multiplexers for CMOS integrated nanophotonics. https://www.zurich.ibm.com/st/photonics/wdm.html. Accessed: 2019-11-16.

[4]

Made in IBM Labs: IBM lights up silicon chips to tackle big data. https://www-03.ibm.com/press/us/en/pressrelease/39641.wss. Accessed: 2019-11-16.

[5]

Bakir, M. S., King, C., Sekar, D., Thacker, H., Dang, B., Huang, G., Naeemi, A., and Meindl, J. D. 3D heterogeneous integrated systems: Liquid cooling, power delivery, and implementation. In IEEE Custom Integrated Circuits Conference (2008).

[6]

Beuningen, A. V., Ramini, L., Bertozzi, D., and Schlichtmann, U. PROTON+: A placement and routing tool for 3D optical networks-on-chip with a single optical layer. ACM Journal on Emerging Technologies in Computing Systems 12, 4 (July 2015), 1--28.

[7]

Blais, A., Girvin, S. M., and Oliver, W. D. Quantum information processing and quantum optics with circuit quantum electrodynamics. Nature Physics 16, 3 (March 2020), 247--256.

[8]

Chuang, Y.-K., Chen, K.-J., Lin, K.-L., Fang, S.-Y., Li, B., and Schlichtmann, U. PlanarONoC: Concurrent placement and routing considering crossing minimization for optical networks-on-chip. In Proc. of DAC (2018).

Digital Library

[9]

Ding, D., Yu, B., and Pan, D. Z. GLOW: A global router for low-power thermal-reliable interconnect synthesis using photonic wavelength multiplexing. In Proc. of ASPDAC (2012).

[10]

Ester, M., Kriegel, H.-P., Sander, J., Xu, X., et al. A density-based algorithm for discovering clusters in large spatial databases with noise. In Proceedings of International Conference on Knowledge Discovery and Data Mining (1996).

[11]

Jiao, F., Dong, S., Yu, B., Li, B., and Schlichtmann, U. Thermal-aware placement and routing for 3D optical networks-on-chips. In Proc. of ISCAS (2018).

[12]

Lau, J. H. Evolution, challenge, and outlook of TSV, 3D IC integration and 3D silicon integration. In International symposium on advanced packaging materials (2011).

[13]

Le Beux, S., O'Connor, I., Nicolescu, G., Bois, G., and Paulin, P. Reduction methods for adapting optical network on chip topologies to 3D architectures. Microprocessors and Microsystems 37, 1 (February 2013), 87--98.

Digital Library

[14]

Liu, D., Zhao, Z., Wang, Z., Ying, Z., Chen, R. T., and Pan, D. Z. OPERON: Optical-electrical power-efficient route synthesis for on-chip signals. In Proc. of DAC (2018).

Digital Library

[15]

Liu, S. S.-Y., Luo, R.-G., Aroonsantidecha, S., Chin, C.-Y., and Chen, H.-M. Fast thermal aware placement with accurate thermal analysis based on green function. TVLSI 22, 6 (July 2013), 1404--1415.

[16]

Liu, W.-H., Mantik, S., Chow, W.-K., Ding, Y., Farshidi, A., and Posser, G. ISPD 2019 initial detailed routing contest and benchmark with advanced routing rules. In Proc. of ISPD (2019).

[17]

Lu, Y.-S., Yu, S.-J., and Chang, Y.-W. A provably good wavelength-division-multiplexing-aware clustering algorithm for on-chip optical routing. In Proc. of DAC (2020).

[18]

Lu, Y.-S., Yu, S.-J., and Chang, Y.-W. Topological structure and physical layout codesign for wavelength-routed optical networks-on-chip. In Proc. of DAC (2020).

[19]

Padmaraju, K., and Bergman, K. Resolving the thermal challenges for silicon microring resonator devices. Nanophotonics 3, 4--5 (September 2014), 269--281.

[20]

Sun, C., Wade, M., Georgas, M., Lin, S., Alloatti, L., Moss, B., Kumar, R., Atabaki, A., Pavanello, F., Ram, R., et al. A 45nm SOI monolithic photonics chip-to-chip link with bit-statistics-based resonant microring thermal tuning. In Symposium on VLSI Circuits (2015).

[21]

Sun, C., Wade, M. T., Lee, Y., Orcutt, J. S., Alloatti, L., Georgas, M. S., Waterman, A. S., Shainline, J. M., Avizienis, R. R., Lin, S., et al. Single-chip microprocessor that communicates directly using light. Nature 528, 7583 (December 2015), 534--538.

[22]

Truppel, A., Tseng, T.-M., Bertozzi, D., Alves, J. C., and Schlichtmann, U. PSION: Combining logical topology and physical layout optimization for wavelength-routed ONoCs. In Proc. of ISPD (2019).

Digital Library

[23]

Tseng, T.-M., Truppel, A., Li, M., Nikdast, M., and Schlichtmann, U. Wavelength-routed optical NoCs: Design and EDA---state of the art and future directions. In Proc. of ICCAD (2019).

[24]

Xie, Y., Nikdast, M., Xu, J., Zhang, W., Li, Q., Wu, X., Ye, Y., Wang, X., and Liu, W. Crosstalk noise and bit error rate analysis for optical network-on-chip. In Proc. of DAC (2010).

Digital Library

Cited By

Chen YTseng WKao WChang Y(2023)A General Wavelength-Routed Optical Networks-on-Chip Model with Applications to Provably Good Customized and Fault-Tolerant Topology Designs2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD57390.2023.10323627(1-7)Online publication date: 28-Oct-2023
https://doi.org/10.1109/ICCAD57390.2023.10323627

Recommendations

A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip
ISVLSI '09: Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI

Networks-on-chip (NoCs) can improve the communication bandwidth and power efficiency of multiprocessor systems-on-chip (MPSoC). However, traditional metallic interconnects consume significant amount of power to deliver even higher communication ...
Area-I/O flip-chip routing for chip-package co-design considering signal skews

The area-input/output (I/O) flip-chip package provides a high chip-density solution to the demand of more I/Os in very large scale integration designs; it can achieve smaller package size, shorter wirelength, and better signal and power integrity. In ...
Thermal aware design method for VCSEL-based on-chip optical interconnect
DATE '15: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition

Optical Network-on-Chip (ONoC) is an emerging technology considered as one of the key solutions for future generation on-chip interconnects. However, silicon photonic devices in ONoC are highly sensitive to temperature variation, which leads to a lower ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '22: Proceedings of the 59th ACM/IEEE Design Automation Conference

July 2022

1462 pages

ISBN:9781450391429

DOI:10.1145/3489517

General Chair:
Rob Oshana
NXP

Copyright © 2022 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 August 2022

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Conference

DAC '22

Sponsor:

SIGDA

DAC '22: 59th ACM/IEEE Design Automation Conference

July 10 - 14, 2022

California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
246
Total Downloads

Downloads (Last 12 months)70
Downloads (Last 6 weeks)4

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Chen YTseng WKao WChang Y(2023)A General Wavelength-Routed Optical Networks-on-Chip Model with Applications to Provably Good Customized and Fault-Tolerant Topology Designs2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD57390.2023.10323627(1-7)Online publication date: 28-Oct-2023
https://doi.org/10.1109/ICCAD57390.2023.10323627

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten