Subhash Sethumurugan
ABSTRACT
Recent work has demonstrated the effectiveness of using symbolic simulation to perform hardware software co-analysis on an application-processor pair and developed a variety of hardware and software design techniques and optimizations, ranging from providing system security guarantees to automated generation of application-specific bespoke processors. Despite their potential benefits, current state-of-the-art symbolic simulation tools for hardware-software co-analysis are restricted in their applicability, since prior work relies on a costly process of building a custom simulation tool for each processor design to be simulated. Furthermore, prior work does not describe how to extend the symbolic analysis technique to other processor designs.
In an effort to generalize the technique for any processor design, we propose a custom symbolic simulator that uses iverilog to perform symbolic behavioral simulation. With iverilog - an open source synthesis and simulation tool - we implement a design-agnostic symbolic simulation tool for hardware-software co-analysis. To demonstrate the generality of our tool, we apply symbolic analysis to three embedded processors with different ISAs: bm32 (a MIPS-based processor), darkRiscV (a RISC-V-based processor), and openMSP430 (based on MSP430). We use analysis results to generate bespoke processors for each design and observe gate count reductions of 27%, 16%, and 56% on these processors, respectively. Our results demonstrate the versatility of our simulation tool and the uniqueness of each design with respect to symbolic analysis and the bespoke methodology.
- Nathan Bleier, John Sartori, and Rakesh Kumar. 2021. Property-driven Automatic Generation of Reduced-ISA Hardware. In 2021 58th ACM/IEEE Design Automation Conference (DAC). IEEE, 349--354.Google Scholar
- Jacob Borgeson. 2012. Ultra-low-power pioneers: TI slashes total MCU power by 50 percent with new "Wolverine" MCU platform. Texas Instruments White Paper (2012). http://www.ti.com/lit/wp/slay019a/slay019a.pdfGoogle Scholar
- Cadence. [n.d.]. Encounter User Guide. http://www.cadence.com/Google Scholar
- Hari Cherupalli, Henry Duwe, Weidong Ye, Rakesh Kumar, and John Sartori. 2017. Bespoke processors for applications with ultra-low area and power constraints. In 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA). 41--54. Google ScholarDigital Library
- Hari Cherupalli, Henry Duwe, Weidong Ye, Rakesh Kumar, and John Sartori. 2017. Determining application-specific peak power and energy requirements for ultra-low-power processors. ACM Trans. on Computer Systems (TOCS) 35, 3 (2017), 1--33.Google ScholarDigital Library
- Hari Cherupalli, Henry Duwe, Weidong Ye, Rakesh Kumar, and John Sartori. 2017. Enabling Effective Module-oblivious Power Gating for Embedded Processors. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 157--168.Google Scholar
- Hari Cherupalli, Henry Duwe, Weidong Ye, Rakesh Kumar, and John Sartori. 2017. Software-based gate-level information flow security for IoT systems. In Procs. of the 50th Annual IEEE/ACM International Symposium on Microarchitecture. 328--340.Google ScholarDigital Library
- Hari Cherupalli, Rakesh Kumar, and John Sartori. 2016. Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems. In Computer Architecture (ISCA), 2016 43th Annual International Symposium on. IEEE.Google ScholarDigital Library
- darklife. 2021. DarkRISCV open source riscv implementation. (2021). https://github.com/darklife/darkriscvGoogle Scholar
- Sunil R Das, Sujoy Mukherjee, Emil M Petriu, Mansour H Assaf, Mehmet Sahinoglu, and Wen-Ben Jone. 2006. An improved fault simulation approach based on verilog with application to ISCAS benchmark circuits. In 2006 IEEE Instrumentation and Measurement Technology Conference Proceedings. IEEE, 1902--1907.Google ScholarCross Ref
- Olivier Gerard. 2018. openMSP430, a synthesizable 16bit microcontroller core written in Verilog. (2018). https://opencores.org/projects/openmsp430Google Scholar
- Paul Gerrish, Erik Herrmann, Larry Tyler, and Kevin Walsh. 2005. Challenges and constraints in designing implantable medical ICs. IEEE Transactions on Device and Materials Reliability 5, 3 (2005), 435--444.Google ScholarCross Ref
- O Girard. 2013. OpenMSP430 project. available at opencores.org (2013).Google Scholar
- G. Hackmann, Weijun Guo, Guirong Yan, Zhuoxiong Sun, Chenyang Lu, and S. Dyke. 2014. Cyber-Physical Codesign of Distributed Structural Health Monitoring with Wireless Sensor Networks. Parallel and Distributed Systems, IEEE Transactions on 25, 1 (Jan 2014), 63--72. Google ScholarDigital Library
- Shashank Hegde, Subhash Sethumurugan, Hari Cherupalli, Henry Duwe, and John Sartori. 2021. Constrained Conservative State Symbolic Co-analysis for Ultra-low-power Embedded Systems. In 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC). 318--324.Google Scholar
- BK Charlotte Kjellander, Wiljan TT Smaal, Kris Myny, Jan Genoe, Wim Dehaene, Paul Heremans, and Gerwin H Gelinck. 2013. Optimized circuit design for flexible 8-bit RFID transponders with active layer of ink-jet printed small molecule semiconductors. Organic Electronics 14, 3 (2013), 768--774.Google ScholarCross Ref
- Michele Magno, Luca Benini, Christian Spagnol, and E Popovici. 2013. Wearable low power dry surface wireless sensor node for healthcare monitoring application. In Wireless and Mobile Computing, Networking and Communications (WiMob), 2013 IEEE 9th International Conference on. IEEE, 189--195.Google Scholar
- Veni Mohan, Akhilesh Iyer, and John Sartori. 2018. Enhancing Workload-dependent Voltage Scaling for Energy-efficient Ultra-low-power Embedded Systems. In 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC). 1--6.Google Scholar
- Kris Myny, Steve Smout, Maarten Rockelé, Ajay Bhoolokam, Tung Huei Ke, Soeren Steudel, Brian Cobb, Aashini Gulati, Francisco Gonzalez Rodriguez, Koji Obata, et al. 2014. A thin-film microprocessor with inkjet print-programmable memory. Scientific reports 4 (2014), 7398.Google Scholar
- K. Myny, E. van Veenendaal, G. H. Gelinck, J. Genoe, W. Dehaene, and P. Heremans. 2011. An 8b organic microprocessor on plastic foil. In 2011 IEEE International Solid-State Circuits Conference. 322--324. Google ScholarCross Ref
- Seetharam Narasimhan, Hillel J Chiel, and Swarup Bhunia. 2011. Ultra-low-power and robust digital-signal-processing hardware for implantable neural interface microsystems. IEEE trans. on biomedical circuits and systems 5, 2 (2011), 169--178.Google ScholarCross Ref
- Chulsung Park, Pai H Chou, Ying Bai, Robert Matthews, and Andrew Hibbs. 2006. An ultra-wearable, wireless, low power ECG monitoring system. In Biomedical Circuits and Systems Conference, 2006. BioCAS 2006. IEEE. IEEE, 241--244.Google ScholarCross Ref
- Benjamin Ransford, Jacob Sorber, and Kevin Fu. 2012. Mementos: system support for long-running computation on RFID-scale devices. Acm Sigplan Notices 47, 4 (2012), 159--170.Google ScholarCross Ref
- C. Roth, L.K. John, and B.K. Lee. 2015. Digital Systems Design Using Verilog. Cengage Learning. https://books.google.com/books?id=Qi1BBAAAQBAJGoogle Scholar
- Synopsys. [n.d.]. Design Compiler User Guide. http://www.synopsys.com/Google Scholar
- Synopsys. [n.d.]. VCS/VCSi User Guide. http://www.synopsys.com/Google Scholar
- Andrew Waterman, Yunsup Lee, David A. Patterson, and Krste Asanović. 2014. The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.0. Technical Report UCB/EECS-2014-54. EECS Department, University of California, Berkeley. http://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-54.htmlGoogle Scholar
- Wikipedia. 2016. List of wireless sensor nodes. https://en.wikipedia.org/wiki/List_of_wireless_sensor_nodes [Online; accessed 7-April-2016].Google Scholar
- Stephen Williams and Michael Baxter. 2002. Icarus Verilog: Open-Source Verilog More than a Year Later. Linux J. 2002, 99 (jul 2002), 3.Google Scholar
- Ross Yu and Thomas Watteyne. 2013. Reliable, Low Power Wireless Sensor Networks for the Internet of Things: Making Wireless Sensors as Accessible as Web Servers. Linear Technology (2013). http://cds.linear.com/docs/en/white-paper/wp003.pdfGoogle Scholar
- Bo Zhai, Sanjay Pant, Leyla Nazhandali, Scott Hanson, Javin Olson, Anna Reeves, Michael Minuth, Ryan Helfand, Todd Austin, Dennis Sylvester, et al. 2009. Energy-efficient subthreshold processor design. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 17, 8 (2009), 1127--1137.Google Scholar
Recommendations
Low-power data forwarding for VLIW embedded architectures
Proposes a low-power approach to the design of embedded very long instruction word (VLIW) processor architectures based on the forwarding (or bypassing) hardware, which provides operands from interstage pipeline registers directly to the inputs of the ...
Asynchronous DSP for low-power energy-efficient embedded systems
This paper presents the design of an asynchronous DSP that is code compatible with the Motorola DSP56000, with the objective of low power and high energy efficiency to extend the lifespan of the batteries in embedded systems embodying the DSP. It ...
Comments