research-article

Xplace: an extremely fast and extensible global placement framework

Authors:

Martin D. F. Wong,

Evangeline F. Y. YoungAuthors Info & Claims

DAC '22: Proceedings of the 59th ACM/IEEE Design Automation Conference

Pages 1309 - 1314

https://doi.org/10.1145/3489517.3530485

Published: 23 August 2022 Publication History

Abstract

Placement serves as a fundamental step in VLSI physical design. Recently, GPU-based global placer DREAMPlace[1] demonstrated its superiority over CPU-based global placers. In this work, we develop an extremely fast GPU accelerated global placer Xplace which achieves around 2x speedup with better solution quality compared to DREAMPlace. We also plug a novel Fourier neural network into Xplace as an extension to further improve the solution quality. We believe this work not only proposes a new, fast, extensible placement framework but also illustrates a possibility to incorporate a neural network component into a GPU accelerated analytical placer.

References

[1]

Y. Lin, Z. Jiang, J. Gu, W. Li, S. Dhar, H. Ren, B. Khailany, and D. Z. Pan, "Dream-place: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement," IEEE TCAD, vol. 40, no. 4, pp. 748--761, 2020.

[2]

X. He, T. Huang, L. Xiao, H. Tian, and E. F. Young, "Ripple: A robust and effective routability-driven placer," IEEE TCAD, vol. 32, no. 10, pp. 1546--1556, 2013.

[3]

N. K. Darav, A. Kennings, A. F. Tabrizi, D. Westwick, and L. Behjat, "Eh? placer: A high-performance modern technology-driven placer," ACM TODAES, vol. 21, no. 3, pp. 1--27, 2016.

Digital Library

[4]

T. Lin, C. Chu, and G. Wu, "Polar 3.0: An ultrafast global placement engine," in Proc. ICCAD, pp. 520--527, IEEE, 2015.

Digital Library

[5]

P. Spindler, U. Schlichtmann, and F. M. Johannes, "Kraftwerk2---a fast force-directed quadratic placement approach using an accurate net model," IEEE TCAD, vol. 27, no. 8, pp. 1398--1411, 2008.

Digital Library

[6]

T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang, "Ntuplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints," IEEE TCAD, vol. 27, no. 7, pp. 1228--1240, 2008.

Digital Library

[7]

C.-C. Huang, H.-Y. Lee, B.-Q. Lin, S.-W. Yang, C.-H. Chang, S.-T. Chen, Y.-W. Chang, T.-C. Chen, and I. Bustany, "Ntuplace4dr: a detailed-routing-driven placer for mixed-size circuit designs with technology and region constraints," IEEE TCAD, vol. 37, no. 3, pp. 669--681, 2017.

[8]

J. Lu, H. Zhuang, P. Chen, H. Chang, C.-C. Chang, Y.-C. Wong, L. Sha, D. Huang, Y. Luo, C.-C. Teng, et al., "eplace-ms: Electrostatics-based placement for mixed-size circuits," IEEE TCAD, vol. 34, no. 5, pp. 685--698, 2015.

[9]

W. Zhu, Z. Huang, J. Chen, and Y.-W. Chang, "Analytical solution of poisson's equation and its application to vlsi global placement," in Proc. ICCAD, 2018.

Digital Library

[10]

C.-K. Cheng, A. B. Kahng, I. Kang, and L. Wang, "Replace: Advancing solution quality and routability validation in global placement," IEEE TCAD, vol. 38, no. 9, pp. 1717--1730, 2018.

[11]

J. Cong and Y. Zou, "Parallel multi-level analytical global placement on graphics processing units," in Proc. ICCAD, pp. 681--688, IEEE, 2009.

Digital Library

[12]

T. Chan, J. Cong, and K. Sze, "Multilevel generalized force-directed method for circuit placement," in Proc. ISPD, pp. 185--192, ACM, 2005.

Digital Library

[13]

C.-X. Lin and M. D. Wong, "Accelerate analytical placement with gpu: A generic approach," in Proc. DATE, pp. 1345--1350, IEEE, 2018.

[14]

J. Gu, Z. Jiang, Y. Lin, and D. Z. Pan, "Dreamplace 3.0: multi-electrostatics based robust vlsi placement with region constraints," in Proc. ICCAD, IEEE, 2020.

Digital Library

[15]

A. Paszke, S. Gross, and et al., "Pytorch: An imperative style, high-performance deep learning library," in Proc. NeurIPS, vol. 32, 2019.

[16]

J. Lu, P. Chen, C.-C. Chang, L. Sha, D. J.-H. Huang, C.-C. Teng, and C.-K. Cheng, "eplace: Electrostatics-based placement using fast fourier transform and nesterov's method," ACM TODAES, vol. 20, no. 2, pp. 1--34, 2015.

Digital Library

[17]

S. N. Adya, I. L. Markov, and P. G. Villarrubia, "On whitespace and stability in mixed-size placement and physical synthesis," in Proc. ICCAD, IEEE, 2003.

[18]

Z. Li, N. B. Kovachki, K. Azizzadenesheli, B. Liu, K. Bhattacharya, A. M. Stuart, and A. Anandkumar, "Fourier neural operator for parametric partial differential equations," in Proc. ICLR, 2021.

[19]

G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter, and M. Yildiz, "The ispd2005 placement contest and benchmark suite," in Proc. ISPD, pp. 216--220, ACM, 2005.

Digital Library

[20]

I. S. Bustany, D. Chinnery, J. R. Shinnerl, and V. Yutsis, "Ispd 2015 benchmarks with fence regions and routing blockages for detailed-routing-driven placement," in Proc. ISPD, pp. 157--164, ACM, 2015.

Digital Library

[21]

Y. Lin, W. Li, J. Gu, H. Ren, B. Khailany, and D. Z. Pan, "Abcdplace: Accelerated batch-based concurrent detailed placement on multithreaded cpus and gpus," IEEE TCAD, vol. 39, no. 12, pp. 5083--5096, 2020.

[22]

A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Toward cad-ip reuse: The marco gsrc bookshelf of fundamental cad algorithms," IEEE Design and Test, 2002.

[23]

W.-H. Liu, W.-C. Kao, Y.-L. Li, and K.-Y. Chao, "Nctu-gr 2.0: Multithreaded collision-aware global routing with bounded-length maze routing," IEEE TCAD, vol. 32, no. 5, pp. 709--722, 2013.

Digital Library

[24]

O. Ronneberger, P. Fischer, and T. Brox, "U-net: Convolutional networks for biomedical image segmentation," in Proc. MICCAI, pp. 234--241, Springer, 2015.

Cited By

Zhao YLiao PLiu SJiang JLin YYu B(2025)Analytical Heterogeneous Die-to-Die 3-D Placement With MacrosIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.344471644:2(402-415)Online publication date: Feb-2025
https://doi.org/10.1109/TCAD.2024.3444716
Kahng AWang Z(2025)DG-RePlAce: A Dataflow-Driven GPU-Accelerated Analytical Global Placement Framework for Machine Learning AcceleratorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.343652144:2(696-708)Online publication date: Feb-2025
https://doi.org/10.1109/TCAD.2024.3436521
Liu TSun YChen LLi XYuan MYoung E(2025)A Unified Parallel Framework for LUT Mapping and Logic OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.342907944:1(214-226)Online publication date: Jan-2025
https://doi.org/10.1109/TCAD.2024.3429079
Show More Cited By

Recommendations

Xplace: An Extremely Fast and Extensible Placement Framework
Placement serves as a fundamental step in VLSI physical design. Recently, GPU-based placer DREAMPlace <xref ref-type="bibr" rid="ref1">[1]</xref> demonstrated its superiority over CPU-based placers. In this work, we develop an extremely fast GPU-...
MP-Trees: A Packing-Based Macro Placement Algorithm for Modern Mixed-Size Designs

In this paper, we present a new multipacking-tree (MP-tree) representation for macro placements to handle modern mixed-size designs with large macros and high chip utilization rates. Based on binary trees, the MP-tree is very efficient, effective, and ...
MP-trees: a packing-based macro placement algorithm for mixed-size designs
DAC '07: Proceedings of the 44th annual Design Automation Conference

In this paper, we present a new multi-packing tree (MP-tree) representation for macro placement to handle mixed-size designs. Based on binary trees, the MP-tree is very efficient, effective, and flexible for handling macro placement with various ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '22: Proceedings of the 59th ACM/IEEE Design Automation Conference

July 2022

1462 pages

ISBN:9781450391429

DOI:10.1145/3489517

General Chair:
Rob Oshana
NXP

Copyright © 2022 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 August 2022

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Conference

DAC '22

Sponsor:

SIGDA

DAC '22: 59th ACM/IEEE Design Automation Conference

July 10 - 14, 2022

California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

17
Total Citations
View Citations
671
Total Downloads

Downloads (Last 12 months)182
Downloads (Last 6 weeks)15

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Zhao YLiao PLiu SJiang JLin YYu B(2025)Analytical Heterogeneous Die-to-Die 3-D Placement With MacrosIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.344471644:2(402-415)Online publication date: Feb-2025
https://doi.org/10.1109/TCAD.2024.3444716
Kahng AWang Z(2025)DG-RePlAce: A Dataflow-Driven GPU-Accelerated Analytical Global Placement Framework for Machine Learning AcceleratorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.343652144:2(696-708)Online publication date: Feb-2025
https://doi.org/10.1109/TCAD.2024.3436521
Liu TSun YChen LLi XYuan MYoung E(2025)A Unified Parallel Framework for LUT Mapping and Logic OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.342907944:1(214-226)Online publication date: Jan-2025
https://doi.org/10.1109/TCAD.2024.3429079
Wei MTong XCai ZZou PLin ZChen J(2025)An analytical placement algorithm with looking-ahead routing topology optimizationIntegration10.1016/j.vlsi.2024.102264100(102264)Online publication date: Jan-2025
https://doi.org/10.1016/j.vlsi.2024.102264
Lu YRen HHsiao HLim S(2024)GAN-Place: Advancing Open Source Placers to Commercial-quality Using Generative Adversarial Networks and Transfer LearningACM Transactions on Design Automation of Electronic Systems10.1145/363646129:2(1-17)Online publication date: 14-Feb-2024
https://dl.acm.org/doi/10.1145/3636461
Liao PZhao YGuo DLin YYu B(2024)Analytical Die-to-Die 3-D Placement With Bistratal Wirelength Model and GPU AccelerationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.334729343:6(1624-1637)Online publication date: Jun-2024
https://doi.org/10.1109/TCAD.2023.3347293
Liu LFu BLin SLiu JYoung EWong M(2024)Xplace: An Extremely Fast and Extensible Placement FrameworkIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.334629143:6(1872-1885)Online publication date: Jun-2024
https://doi.org/10.1109/TCAD.2023.3346291
Hsu CXu XChen HRuic DPan DKim T(2024)TransPlace: A Scalable Transistor-Level Placer for VLSI Beyond Standard-Cell-Based DesignProceedings of the 29th Asia and South Pacific Design Automation Conference10.1109/ASP-DAC58780.2024.10473978(312-318)Online publication date: 22-Jan-2024
https://dl.acm.org/doi/10.1109/ASP-DAC58780.2024.10473978
Liu TChen LLi XYuan MYoung EKim T(2024)FineMap: A Fine-Grained GPU-Parallel LUT Mapping EngineProceedings of the 29th Asia and South Pacific Design Automation Conference10.1109/ASP-DAC58780.2024.10473941(392-397)Online publication date: 22-Jan-2024
https://dl.acm.org/doi/10.1109/ASP-DAC58780.2024.10473941
Li XTao SChen SZeng ZHuang ZWu HLi WHuang ZNi LZhao XLiu HLong SLiu RLin XYang BHuang FYang ZQiu YShao ZLiu JLiang YXie BBao YYu BKim T(2024)iPD: An Open-Source Intelligent Physical Design ToolchainProceedings of the 29th Asia and South Pacific Design Automation Conference10.1109/ASP-DAC58780.2024.10473932(83-88)Online publication date: 22-Jan-2024
https://dl.acm.org/doi/10.1109/ASP-DAC58780.2024.10473932
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten