skip to main content
10.1145/3489517.3530498acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Bipolar vector classifier for fault-tolerant deep neural networks

Published:23 August 2022Publication History

ABSTRACT

Deep Neural Networks (DNNs) surpass the human-level performance on specific tasks. The outperforming capability accelerate an adoption of DNNs to safety-critical applications such as autonomous vehicles and medical diagnosis. Millions of parameters in DNN requires a high memory capacity. A process technology scaling allows increasing memory density, however, the memory reliability confronts significant reliability issues causing errors in the memory. This can make stored weights in memory erroneous. Studies show that the erroneous weights can cause a significant accuracy loss. This motivates research on fault-tolerant DNN architectures. Despite of these efforts, DNNs are still vulnerable to errors, especially error in DNN classifier. In the worst case, because a classifier in convolutional neural network (CNN) is the last stage determining an input class, a single error in the classifier can cause a significant accuracy drop. To enhance the fault tolerance in CNN, this paper proposes a novel bipolar vector classifier which can be easily integrated with any CNN structures and can be incorporated with other fault tolerance approaches. Experimental results show that the proposed method stably maintains an accuracy with a high bit error rate up to 10−3 in the classifier.

References

  1. Sanguhn Cha et al. 2017. Defect analysis and cost-effective resilience architecture for future DRAM devices. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 61--72.Google ScholarGoogle Scholar
  2. Kaiming He et al. 2016. Deep residual learning for image recognition. In Proceedings of the IEEE conference on computer vision and pattern recognition. 770--778.Google ScholarGoogle Scholar
  3. Le-Ha Hoang et al. 2020. FT-ClipAct: Resilience Analysis of Deep Neural Networks and Improving Their Fault Tolerance Using Clipped Activation. In Proceedings of the 23rd Conference on Design, Automation and Test in Europe (Grenoble, France) (DATE '20). EDA Consortium, San Jose, CA, USA, 1241--1246.Google ScholarGoogle Scholar
  4. Gao Huang et al. 2017. Densely connected convolutional networks. In Proceedings of the IEEE conference on computer vision and pattern recognition. 4700--4708.Google ScholarGoogle Scholar
  5. Muhammad Imran et al. 2020. Effective Write Disturbance Mitigation Encoding Scheme for High-density PCM. In 2020 Design, Automation Test in Europe Conference Exhibition (DATE). 1490--1495.Google ScholarGoogle Scholar
  6. Sangmok Jeong et al. 2020. PAIR: Pin-aligned In-DRAM ECC architecture using expandability of Reed-Solomon code. In 2020 57th ACM/IEEE Design Automation Conference (DAC). 1--6.Google ScholarGoogle Scholar
  7. Jae-San Kim et al. 2019. DRIS-3: Deep Neural Network Reliability Improvement Scheme in 3D Die-Stacked Memory based on Fault Analysis. In 2019 56th ACM/IEEE Design Automation Conference (DAC). 1--6.Google ScholarGoogle Scholar
  8. Alex Krizhevsky et al. 2009. Learning multiple layers of features from tiny images. (2009).Google ScholarGoogle Scholar
  9. Taehyun Kwon et al. 2020. Cost-Effective Reliable MLC PCM Architecture Using Virtual Data Based Error Correction. IEEE Access 8 (2020), 44006--44018.Google ScholarGoogle ScholarCross RefCross Ref
  10. Taehyun Kwon et al. 2021. Reliability Enhanced Heterogeneous Phase Change Memory Architecture for Performance and Energy Efficiency. IEEE Trans. Comput. 70, 9 (2021), 1388--1400.Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Elbruz Ozen et al. 2020. Boosting Bit-Error Resilience of DNN Accelerators Through Median Feature Selection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39, 11 (2020), 3250--3262.Google ScholarGoogle ScholarCross RefCross Ref
  12. Elbruz Ozen et al. 2020. Just Say Zero: Containing Critical Bit-Error Propagation in Deep Neural Networks with Anomalous Feature Suppression. In Proceedings of the 39th International Conference on Computer-Aided Design (Virtual Event, USA) (ICCAD '20). Association for Computing Machinery, New York, NY, USA, Article 75, 9 pages.Google ScholarGoogle Scholar
  13. Adam Paszke et al. 2019. Pytorch: An imperative style, high-performance deep learning library. Advances in neural information processing systems 32 (2019), 8026--8037.Google ScholarGoogle Scholar
  14. Brandon Reagen et al. 2018. Ares: A framework for quantifying the resilience of deep neural networks. In 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC). 1--6.Google ScholarGoogle Scholar
  15. Mark Sandler et al. 2018. Mobilenetv2: Inverted residuals and linear bottlenecks. In Proceedings of the IEEE conference on computer vision and pattern recognition. 4510--4520.Google ScholarGoogle Scholar
  16. Christian Szegedy et al. 2016. Rethinking the Inception Architecture for Computer Vision. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition (CVPR).Google ScholarGoogle Scholar
  17. Inayat Ullah et al. 2020. Factored Radix-8 Systolic Array for Tensor Processing. In 2020 57th ACM/IEEE Design Automation Conference (DAC). 1--6.Google ScholarGoogle Scholar
  18. Jung Min You et al. 2019. MRLoc: Mitigating Row-Hammering Based on Memory Locality. In Proceedings of the 56th Annual Design Automation Conference 2019 (Las Vegas, NV, USA) (DAC '19). Association for Computing Machinery, New York, NY, USA, Article 19, 6 pages.Google ScholarGoogle Scholar

Index Terms

  1. Bipolar vector classifier for fault-tolerant deep neural networks

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      DAC '22: Proceedings of the 59th ACM/IEEE Design Automation Conference
      July 2022
      1462 pages
      ISBN:9781450391429
      DOI:10.1145/3489517

      Copyright © 2022 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 23 August 2022

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • research-article

      Acceptance Rates

      Overall Acceptance Rate1,770of5,499submissions,32%

      Upcoming Conference

      DAC '24
      61st ACM/IEEE Design Automation Conference
      June 23 - 27, 2024
      San Francisco , CA , USA

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader