skip to main content
10.1145/3489517.3530512acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Accelerating nonlinear DC circuit simulation with reinforcement learning

Authors Info & Claims
Published:23 August 2022Publication History

ABSTRACT

DC analysis is the foundation for nonlinear electronic circuit simulation. Pseudo transient analysis (PTA) methods have gained great success among various continuation algorithms. However, PTA tends to be computationally intensive without careful tuning of parameters and proper stepping strategies. In this paper, we harness the latest advancing in machine learning to resolve these challenges simultaneously. Particularly, an active learning is leveraged to provide a fine initial solver environment, in which a TD3-based Reinforcement Learning (RL) is implemented to accelerate the simulation on the fly. The RL agent is strengthen with dual agents, priority sampling, and cooperative learning to enhance its robustness and convergence. The proposed algorithms are implemented in an out-of-the-box SPICElike simulator, which demonstrated a significant speedup: up to 3.1X for the initial stage and 234X for the RL stage.

References

  1. J. Deng, K. Batselier, Y. Zhang, and N. Wong, "An efficient two-level dc operating points finder for transistor circuits," in DAC, pp. 1--6, 2014.Google ScholarGoogle Scholar
  2. Z. Jin, T. Feng, Y. Duan, X. Wu, M. Cheng, Z. Zhou, and W. Liu, "PALBBD: A parallel arclength method using bordered block diagonal form for DC analysis," in GLSVLSI, pp. 327--332, 2021.Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. K. Kundert, The Designer's Guide to SPICE and SPECTRE®. Springer Science & Business Media, 2006.Google ScholarGoogle Scholar
  4. T. Najibi, "Continuation methods as applied to circuit simulation," IEEE Circuits and Devices Magazine, pp. 48--49, 1989.Google ScholarGoogle Scholar
  5. C. T. Kelley and D. E. Keyes, "Convergence analysis of pseudo-transient continuation," SIAM Journal on Numerical Analysis, pp. 508--523, 1998.Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. C. Lemke, "Pathways to solutions, fixed points, and equilibria (cb garcia and wj zangwill)," SIAM Review, pp. 445--446, 1984.Google ScholarGoogle ScholarCross RefCross Ref
  7. J. Zhou, L. Meiping, and W. Xiao, "An adaptive dynamic-element pta method for solving nonlinear dc operating point of transistor circuits," in MWSCAS, pp. 37--40, 2018.Google ScholarGoogle Scholar
  8. X. Wu, Z. Jin, D. Niu, and Y. Inoue, "An adaptive time-step control method in damped pseudo-transient analysis for solving nonlinear DC circuit equations," IEICE Trans. Fundam. Electron. Commun. Comput. Sci., pp. 619--628, 2017.Google ScholarGoogle ScholarCross RefCross Ref
  9. W. W. Xing, X. Jin, Y. Liu, D. Niu, W. Zhao, and Z. Jin, "Boa-pta, a bayesian optimization accelerated error-free spice solver," arXiv preprint arXiv:2108.00257, 2021.Google ScholarGoogle Scholar
  10. X. Wu, Z. Jin, D. Niu, and Y. Inoue, "A pta method using numerical integration algorithms with artificial damping for solving nonlinear dc circuits," Nonlinear Theory and Its Applications, IEICE, vol. 5, pp. 512--522, 2014.Google ScholarGoogle ScholarCross RefCross Ref
  11. S. Fujimoto, H. Hoof, and D. Meger, "Addressing function approximation error in actor-critic methods," in International Conference on Machine Learning, pp. 1587--1596, 2018.Google ScholarGoogle Scholar
  12. C. Millán-Arias, B. J. T. Fernandes, F. Cruz, R. Dazeley, and S. Fernandes, "A robust approach for continuous interactive actor-critic algorithms," IEEE Access, pp. 104242--104260, 2021.Google ScholarGoogle ScholarCross RefCross Ref
  13. F. Rezazadeh, H. Chergui, L. Alonso, and C. V. Verikoukis, "Continuous multi-objective zero-touch network slicing via twin delayed DDPG and openai gym," CoRR, 2021.Google ScholarGoogle Scholar
  14. C. E. Rasmussen and C. K. I. Williams, Gaussian Processes for Machine Learning. MIT Press, 2006.Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. S. Zhang, W. Lyu, F. Yang, C. Yan, D. Zhou, and X. Zeng, "Bayesian optimization approach for analog circuit synthesis using neural network," in DATE, pp. 1463--1468, 2019.Google ScholarGoogle Scholar

Index Terms

  1. Accelerating nonlinear DC circuit simulation with reinforcement learning

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      DAC '22: Proceedings of the 59th ACM/IEEE Design Automation Conference
      July 2022
      1462 pages
      ISBN:9781450391429
      DOI:10.1145/3489517

      Copyright © 2022 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 23 August 2022

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • research-article

      Acceptance Rates

      Overall Acceptance Rate1,770of5,499submissions,32%

      Upcoming Conference

      DAC '24
      61st ACM/IEEE Design Automation Conference
      June 23 - 27, 2024
      San Francisco , CA , USA

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader