SEM-latch: a lost-cost and high-performance latch design for mitigating soft errors in nanoscale CMOS process
Pages 865 - 870
Abstract
Soft errors (primarily single-event transients (SET) and single-event upsets (SEU)) are receiving increased attention due to the increasing prevalence of automotive and biomedical electronics. In recent years, several latch designs have been developed for SEU/SET protection, but each has its own issues regarding timing, area, and power. Therefore, we propose a novel soft-error mitigating latch design, called SEM-Latch, which extends QUATRO and incorporates a speed path whereas embedding a reference voltage generator (RVG) for simultaneously improving timing, area, and power in 45nm CMOS process. SEM-Latch effectively reduces the power, area, and PDAP (product of delay, area, and power) by an average of 1.4%, 12.5%, and 8.7%, respectively, in comparison to a previous latch (HPST) with equivalent SEU protection. Furthermore, in comparison to AMSER-Latch, SEM-Latch reduces area, timing overhead and PDAP by 27.2%, 48.2%, and 60.2%, respectively, to provide 99.9999% particle rejection rate for SET protection.
References
[1]
T. Calin, M. Nicolaidis and R. Velazco, "Upset hardened memory design for submicron CMOS technology," in IEEE Transactions on Nuclear Science, vol. 43, no. 6, pp. 2874--2878, Dec. 1996
[2]
Yi Shao and S. Dey, "Separate dual-transistor registers: a circuit solution for online testing of transient error in UDMC-IC," 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003., 2003, pp. 7--11
[3]
Fazeli, Mahdi & Patooghy, Ahmad & Miremadi, Seyed Ghassem & Ejlali, Alireza. (2007). Feedback Redundancy: A Power Efficient SEU-Tolerant Latch Design for Deep Sub-Micron Technologies. Proceedings of the International Conference on Dependable Systems and Networks. 276--285.
[4]
S. Lin, Y. Kim and F. Lombardi, "Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 7, pp. 1315--1319, July 2011
[5]
H. Nan and K. Choi, "High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 59, no. 7, pp. 1445--1457, July 2012
[6]
Z. Huang, "A high performance SEU-tolerant latch for nanoscale CMOS technology," 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014, pp. 1--5
[7]
Y. -. Li et al., "A Quatro-Based 65-nm Flip-Flop Circuit for Soft-Error Resilience," in IEEE Transactions on Nuclear Science, vol. 64, no. 6, pp. 1554--1561, June 2017
[8]
J. Tang et al., "AMSER-FF: Area-Minimized Soft-Error-Recoverable Flip-Flop for Radiation Hardening," 2021 IEEE International Test Conference at Asia (ITC-Asia), 2021.
[9]
S. Mitra, M. Zhang, N. Seifert, T. Mak and K. S. Kim, "Built-In Soft Error Resilience for Robust System Design," 2007 IEEE International Conference on Integrated Circuit Design and Technology, 2007, pp. 1--6
[10]
S. Kumar, S. Chellappa and L. T. Clark, "Temporal pulse-clocked multi-bit flip-flop mitigating SET and SEU," 2015 IEEE International Symposium on Circuits and Systems (ISCAS), 2015, pp. 814--817
[11]
D. Y. -. Lin and C. H. -. Wen, "DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 4, pp. 1030--1042, April 2020
[12]
I. Nangate. (2008) Nangate freepdk45 generic open cell library. [Online]. Available: https://si2.org/open-cell-library/
Recommendations
Single-transistor transparent-latch clocking
ARVLSI '95: Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95)We propose a single-phase clocking scheme for CMOS VLSI designs in which the traditional master-slave data-latches are replaced with transparent-latches where each transparent-latch is implemented using a single NMOS transistor. The clocking scheme ...
Latch-to-Latch Timing Rules
Latch-to-latch timing rules that ensure the proper operation of synchronous systems are presented and analyzed. The rules state bounds on the amount of propagation delay for the combinational logic between consecutive latch pairs in a digital design. If ...
Latch-Based Performance Optimization for FPGAs
FPL '11: Proceedings of the 2011 21st International Conference on Field Programmable Logic and ApplicationsWe explore using pulsed latches for timing optimization -- a first in the FPGA community. Pulsed latches are transparent latches driven by a clock with a non-standard (non-50%) duty cycle. We exploit existing functionality within commercial FPGA chips ...
Comments
Information & Contributors
Information
Published In
Copyright © 2022 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 23 August 2022
Check for updates
Qualifiers
- Research-article
Funding Sources
Conference
DAC '22
Sponsor:
Acceptance Rates
Overall Acceptance Rate 1,770 of 5,499 submissions, 32%
Upcoming Conference
DAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 153Total Downloads
- Downloads (Last 12 months)34
- Downloads (Last 6 weeks)10
Reflects downloads up to 05 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in