Yongho Lee
ABSTRACT
Among the various NVM technologies, phase-change-memory (PCM) has attracted substantial attention as a candidate to replace the DRAM for next-generation memory. However, the characteristics of PCM cause it to have much longer read and write latencies than DRAM. This paper proposes a Write-Around PCM System that addresses this limitation using two novel schemes: Pseudo-Row Activation and Direct Write. Pseudo-Row Activation provides fast row activation for PCM writes by connecting a target row to bitlines, but it does not fetch the data into the row buffer. With the Direct Write scheme, our system allows for writing operations to update the data even if the target row is in the logically closed state.
- Sanguhn Cha, O Seongil, Hyunsung Shin, Sangjoon Hwang, Kwangil Park, Seong Jin Jang, Joo Sun Choi, Gyo Young Jin, Young Hoon Son, Hyunyoon Cho, et al. 2017. Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices. In HPCA'2017. 61--72. Google Scholar
Cross Ref
- Norman P Jouppi. 1993. Cache write policies and performance. Computer Architecture News 21, 2 (1993), 191--201.Google ScholarDigital Library
- James Larus, Luis Ceze, Karin Strauss, Mark Hildebrand, Jawad Khan, Sanjeev Trika, Jason Lowe-Power, and Venkatesh Akella. 2020. AutoTM: Automatic Tensor Movement in Heterogeneous Memory Systems using Integer Linear Programming. ASPLOS '2020 (2020), 875--890. Google ScholarDigital Library
- Benjamin C Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2009. Architecting phase change memory as a scalable dram alternative. In ISCA'2009. 2--13.Google ScholarDigital Library
- Yebin Lee, Hyeonggyu Kim, Seokin Hong, and Soontae Kim. 2017. Partial row activation for low-power dram system. In HPCA'2017. IEEE, 217--228.Google ScholarCross Ref
- C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T.W. Keller. 2003. Energy management for commercial servers. Computer 36, 12 (2003), 39--48. Google ScholarDigital Library
- Haiyang Pan, Yuhang Liu, Tianyue Lu, and Mingyu Chen. 2021. LSP: Collective Cross-Page Prefetching for NVM. DATE'2021 00 (2021), 501--506. Google ScholarCross Ref
- Matthew Poremba, Tao Zhang, and Yuan Xie. 2015. Nvmain 2.0: A user-friendly memory simulator to model (non-) volatile memory systems. IEEE Comput. Archit. Lett.'2015 14, 2 (2015), 140--143.Google ScholarDigital Library
- Bahareh Pourshirazi, Majed Valad Beigi, Zhichun Zhu, and Gokhan Memik. 2018. WALL: A writeback-aware LLC management for PCM-based main memory systems. In DATE'2018. IEEE, 449--454.Google Scholar
- Moinuddin K Qureshi, Michele M Franceschini, Ashish Jagmohan, and Luis A Lastras. 2012. PreSET: Improving performance of phase change memories by exploiting asymmetry in write times. Computer Architecture News'2012 40, 3 (2012), 380--391.Google ScholarDigital Library
- Moinuddin K. Qureshi, Michele M. Franceschini, and Luis A. Lastras-Montaño. 2010. Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing. HPCA'2010 (2010), 1--11. Google ScholarCross Ref
- Vivek Seshadri, Abhishek Bhowmick, Onur Mutlu, Phillip B Gibbons, Michael A Kozuch, and Todd C Mowry. 2014. The dirty-block index. Computer Architecture News '2014 42, 3 (2014), 157--168.Google ScholarCross Ref
- Shihao Song, Anup Das, Onur Mutlu, and Nagarajan Kandasamy. 2020. Improving phase change memory performance with data content aware access. In ISMM'2020. 30--47.Google ScholarDigital Library
- Corrado Villa. 2018. PCM array architecture and management. In Phase Change Memory. Springer, 285--311.Google Scholar
- Zhe Wang, Shuchang Shan, Ting Cao, Junli Gu, Yi Xu, Shuai Mu, Yuan Xie, and Daniel A Jiménez. 2013. WADE: Writeback-aware dynamic cache management for NVM-based main memory system. TATO'2013 10, 4 (2013), 1--21.Google ScholarDigital Library
- Fei Xia, Dejun Jiang, Jin Xiong, Mingyu Chen, Lixin Zhang, and Ninghui Sun. 2014. DWC: Dynamic write consolidation for phase change memory systems. In ISCA'2014. 211--220.Google ScholarDigital Library
- Jian Yang, Juno Kim, Morteza Hoseinzadeh, Joseph Izraelevitz, and Steve Swanson. 2020. An empirical guide to the behavior and use of scalable persistent memory. In FAST'20). 169--182.Google Scholar
Index Terms
- Don't open row: rethinking row buffer policy for improving performance of non-volatile memories
Recommendations
A Novel Memory Block Management Scheme for PCM Using WOM-Code
HPCC-CSS-ICESS '15: Proceedings of the 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conf on Embedded Software and SystemsPhase Change Memory (PCM) is a promising DRAM replacement in embedded systems due to its attractive characteristics including low static power consumption and high density. However, long write latency is one of the major drawbacks in current PCM ...
Power-Utility-Driven Write Management for MLC PCM
Special Issue on Hardware and Algorithms for Learning On-a-chip and Special Issue on Alternative Computing SystemsPhase change memory (PCM) is a promising alternative to Dynamic Random Access Memory (DRAM) as main memory due to its merits of high density and low leakage power. Multi-level Cell (MLC) PCM is more attractive than Single-level Cell (SLC) PCM, because ...
Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation
DAC '10: Proceedings of the 47th Design Automation ConferenceRecent advances in circuit and process technologies have pushed non-volatile memory technologies into a new era. These technologies exhibit appealing properties such as low power consumption, non-volatility, shock-resistivity, and high density. However, ...
Comments