Partition and place finite element model on wafer-scale engine
Authors: 
Jinwei Liu, Xiaopeng Zhang, Shiju Lin, Xinshi Zang, Jingsong Chen, Bentian Jiang, Martin D. F. Wong, Evangeline F. Y. YoungAuthors Info & Claims
Jinwei Liu, Xiaopeng Zhang, Shiju Lin, Xinshi Zang, Jingsong Chen, Bentian Jiang, Martin D. F. Wong, Evangeline F. Y. YoungAuthors Info & ClaimsPages 631 - 636
Abstract
The finite element method (FEM) is a well-known technique for approximately solving partial differential equations and it finds application in various engineering disciplines. The recently introduced wafer-scale engine (WSE) has shown the potential to accelerate FEM by up to 10,000×. However, accelerating FEM to the full potential of a WSE is non-trivial. Thus, in this work, we propose a partitioning algorithm to partition a 3D finite element model into tiles. The tiles can be thought of as a special netlist and are placed onto the 2D array of a WSE by our placement algorithm. Compared to the best-known approach, our partitioning has around 5% higher accuracy, and our placement algorithm can produce around 11% shorter wirelength (L1.5-normalized) on average.
References
[1]
Shih-Chun Chen and Yao-Wen Chang. 2017. FPGA placement and routing. In 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE.
[2]
Zhisong Fu et al. 2014. Architecting the finite element method pipeline for the GPU. Journal of computational and applied mathematics (2014).
[3]
Patrick Groeneveld et al. 2021. ISPD 2021 Wafer-Scale Physics Modeling Contest: A New Frontier for Partitioning, Placement and Routing. In Proceedings of the 2021 International Symposium on Physical Design.
[4]
Zhuolun He et al. 2021. Physical synthesis for advanced neural network processors. In 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE.
[5]
Bentian Jiang et al. 2020. CU. POKer: placing DNNs on wafer-scale AI accelerator with optimal kernel sizing. In Proceedings of the 39th International Conference on Computer-Aided Design.
[6]
Chak-Wa Pui et al. 2016. RippleFPGA: A routability-driven placement for large-scale heterogeneous FPGAs. In 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE.
[7]
Kamil Rocki et al. 2020. Fast stencil-code computation on a wafer-scale processor. arXiv preprint arXiv:2010.03660 (2020).
[8]
Yuan Xue et al. 2017. Age-aware logic and memory co-placement for RRAM-FPGAs. In Proceedings of the 54th Annual Design Automation Conference 2017.
Recommendations
Coupling flat-top partition of unity method and finite element method
We present a novel technique of coupling finite element method with mesh-based flat-top partition of unity method. The proposed coupling method allows us to bind any order of finite elements with flat-top partition of unity method. To verify the ...
Comparison Results of Finite Element Methods for the Poisson Model Problem
This paper establishes the equivalence of the conforming Courant finite element method, the nonconforming Crouzeix--Raviart finite element method, and several first-order discontinuous Galerkin finite element methods in the sense that the respective energy ...
A two-grid parallel partition of unity finite element scheme
A two-grid parallel partition of unity finite element scheme is proposed and analyzed in this paper for linear elliptic boundary value problems. The interesting features of this scheme contain the following: (1) a partition of unity is constructed to ...
Comments
Information & Contributors
Information
Published In
Copyright © 2022 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 23 August 2022
Check for updates
Qualifiers
- Research-article
Conference
DAC '22
Sponsor:
Acceptance Rates
Overall Acceptance Rate 1,770 of 5,499 submissions, 32%
Upcoming Conference
DAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 274Total Downloads
- Downloads (Last 12 months)62
- Downloads (Last 6 weeks)6
Reflects downloads up to 05 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in