Xin Xin
Wanyi Zhu
ABSTRACT
With the release of Intel's Optane DIMM, Non-Volatile Memories (NVMs) are emerging as viable alternatives to DRAM memories because of the advantage of higher capacity. However, the higher latency and lower bandwidth of Optane prevent it from outright replacing DRAM. A prevailing strategy is to employ existing DRAM as a data cache for Optane, thereby achieving overall benefit in capacity, bandwidth, and latency.
In this paper, we inspect new features in DDR5 to better support the DRAM cache design for Optane. Specifically, we leverage the two-level ECC scheme, i.e., DIMM ECC and on-die ECC, in DDR5 to construct a narrower channel for tag probing and propose a new operation for fast cache replacement. Experimental results show that our proposed strategy can achieve, on average, 26% performance improvement.
- Intel, "Intel Optane DC Persistent Memory," https://www.intel.com/content/www/us/en/architecture-and-technology/optane-dc-persistent-memory.htmlGoogle Scholar
- Z. Wang, et al., "Characterizing and Modeling Non-Volatile Memory Systems," in MICRO, 2020.Google Scholar
- M. Qureshi, et al., "Fundamental latency trade-off in architecting dram caches: Outperforming impractical sram-tags with a simple and practical design," in MICRO, 2012.Google Scholar
- E. Vasilaki, et al., "Hybrid2: Combining Caching and Migration in Hybrid Memory Systems," in HPCA, 2020.Google Scholar
- T. Lu, et al., "System measurement of Intel AEP Optane DIMM," in arXiv:2009.14469, 2020.Google Scholar
- V. Young, et al., "TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems," in ICCD, 2019.Google Scholar
- A. Sainio, et al., "NVDIMM: changes are here so what's next," in Memory Computing Summit, 2016.Google Scholar
- G. Saileshwar, et al., "SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories," in HPCA, 2018.Google Scholar
- K. Criss, et al., "Improving Memory Reliability by Bounding DRAM Faults: DDR5 improved reliability features," in MEMSYS, 2020.Google ScholarDigital Library
- S. Lym, et al., "ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism," in HPCA, 2018.Google Scholar
- K. Bains, et al., "Common memory device for variable device width and scalable pre-fetch and page size," US Patent 7,957,216, 2011.Google Scholar
- M. Shaw, et al., "Memory module having a memory device configurable to different data pin configurations," US Patent 8,116,144, 2012.Google Scholar
- K. Sohn, et al., "A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme," in JSSC, vol. 48, no. 1, pp. 168--177, 2012.Google Scholar
- N. Chatterjee, et al., "USIMM: the utah simulated memory module. in Technical report, Univ of Utah, 2012.Google Scholar
- Micron, "Micron DDR4 Data Sheet," http://www.micron.com/products/dram/Google Scholar
- C. Chou, et al., "BEAR: Techniques for Mitigating Bandwidth Bloat in Gigascale DRAM Caches," in ISCA, 2015.Google ScholarDigital Library
- H. Zheng, et al., "Mini-Rank: Adaptive DRAM Architecture for Improving Memory Power Efficiency," in MICRO, 2008.Google Scholar
- Y. Qiao, et al., "Design of Database Systems with DRAM-only Heterogeneous Memory Architecture," in ICDE, 2020.Google Scholar
Recommendations
Redesign the Memory Allocator for Non-Volatile Main Memory
Special Issue on Hardware and Algorithms for Learning On-a-chip and Special Issue on Alternative Computing SystemsThe non-volatile memory (NVM) has the merits of byte-addressability, fast speed, persistency and low power consumption, which make it attractive to be used as main memory. Commonly, user process dynamically acquires memory through memory allocators. ...
The Case for Associative DRAM Caches
MEMSYS '16: Proceedings of the Second International Symposium on Memory SystemsIn-package DRAM caches are a promising new development that may enable the continued scaling of main memory by facilitating the creation of multi-level memory systems that can effectively utilize dense non-volatile memory technologies. However, ...
Characterizing Memory Write References for Efficient Management of Hybrid PCM and DRAM Memory
MASCOTS '11: Proceedings of the 2011 IEEE 19th Annual International Symposium on Modelling, Analysis, and Simulation of Computer and Telecommunication SystemsIn order to reduce the energy dissipation in main memory of computer systems, phase change memory (PCM) has emerged as one of the most promising technologies to incorporate into the memory hierarchy. However, PCM has two critical weaknesses to ...
Comments