Cited By
View all- Jiménez Arribas MMartínez Hellín APrieto Mateo MGamino del Río IFernández Gallego ARodríguez Polo Óda Silva AParra PSánchez S(2025)Design and implementation of a synchronous Hardware Performance Monitor for a RISC-V space-oriented processorMicroprocessors & Microsystems10.1016/j.micpro.2024.105132112:COnline publication date: 1-Feb-2025
- Fischer TFalk H(2024)Shared Cache Analysis Under Preemptive Scheduling2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546581(1-6)Online publication date: 25-Mar-2024
- Fischer TFalk H(2024)Towards Analysing Cache-Related Preemption Delay in Non-Inclusive Cache HierarchiesACM Transactions on Embedded Computing Systems10.1145/369576824:1(1-37)Online publication date: 10-Sep-2024
- Show More Cited By