skip to main content
10.1145/3501409.3501596acmotherconferencesArticle/Chapter ViewAbstractPublication PageseitceConference Proceedingsconference-collections
research-article

The deployment of FPGA Based on Network in Ultra-large-scale Data Center

Authors Info & Claims
Published:31 December 2021Publication History

ABSTRACT

With the increasing acceptance of cloud computing in various fields, Field Programmable Gate Arrays(FPGA), as one of the core computing power due to its programmable, low power consumption and low characteristics, has been widely deployed in data center. Therefore, how to deploy and use FPGA devices in the cloud computing system of ultra large-scale data center has become a research topic for many units. Traditionally, the deployment of FPGA in the data center is directly inserted in the PCIE slot of server, which belongs to the FPGA-CPU binding method, and The number of FPGA boards supported by single host is limited by the server slot. We propose to change the CPU-FPGA mode by decoupling the FPGA from the CPU and connecting the FPGA to the data center network as an independent resource. This solution solves the scalability problem of FPGA deployment, making it easier for FPGA to deploy and schedule on a large scale. Based on the above FPGA, this paper proposes a solution for large-scale deployment of FPGA devices in kubernetes platform. The scheme adopts container based and kubernetes container deployment management technology. The experimental results proved that the prototype has good throughput, lower communication latency between cards and better scalability compared with the deployment in the way of PCIE.

References

  1. Yin Dong, Li Ge, Huang Ke-di. Scalable MapReduce Framework on FPGA Accelerated Commodity Hardware. in: Andreev S., Balandin S., Koucheryavy Y. (eds) Internet of Things, Smart Spaces, and Next Generation Networking. Lecture Notes in Computer Science, vol 7469. Berlin, Heidelberg: Springer, 2012. 280--294Google ScholarGoogle Scholar
  2. Jagath Weerasinghe, Francois Abel, Christoph Hagleitner et al. Enabling FPGAs in Hyperscale Data Centers. UIC-ATC-ScalCom-CBDCom-IoP 2015Google ScholarGoogle Scholar
  3. Ze-ke Wang, Zhang Shuhao, He Bingsheng, et al. Melia: A MapReduce Framework on OpenCL-Based FPGAs. IEEE Transactions on Parallel and Distributed Systems, 2016, 27(12): 3547--3560Google ScholarGoogle Scholar
  4. Kang D, Jun T J, Kim D, et al. ConVGPU: GPU Management Middleware in Container Based Virtualized Environment[C]//Cluster Computing (CLUSTER), 2017 IEEE International Conference on. IEEE, 2017: 301--309.Google ScholarGoogle Scholar
  5. Herrera A. NVIDIA GRID: Graphics accelerated VDI with the visual performance of a workstation[J]. Nvidia Corp, 2014.Google ScholarGoogle Scholar
  6. NVIDIA Docker. https://www.nvidia.cn/object/docker-containercn.html, accessed 2018-08-23.Google ScholarGoogle Scholar
  7. R. Brodersen, A. Tkachenko, and H. Kwok-Hay So. A unified hardware/software runtime environment for fpga-based reconfigurable computers using borph. In Hardware/Software Codesign and System Synthesis, 2006. CODES+ISSS '06. Proceedings of the 4th International Conference, pages 259--264, 2006.Google ScholarGoogle Scholar
  8. Christoforos Kachris, Dionysios Diamantopoulos, Georgios Ch. Sirakoulis, et al. An FPGA-based Integrated MapReduce Accelerator Platform. Signal Processing Systems, 2017, 87(3): 357--369Google ScholarGoogle Scholar
  9. Dionysios Diamantopoulos, Christoforos Kachris. High-level synthesizable dataflow MapReduce accelerator for FPGA-coupled data centers. in: International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. Samos, Greece: IEEE, 2015. 26--33Google ScholarGoogle ScholarCross RefCross Ref
  10. Zhang C, Li P, Sun G, et al. Optimizing fpga-based accelerator design for deep convolutional neural networks. in: Proceedings o the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. Monterey, CA, USA: ACM, 2015: 161--170Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. K. Eguro and R. Venkatesan. Fpgas for trusted cloud computing. In Field Programmable Logic and Applications (FPL), 2012 22nd International Conference on, pages 63--70, Aug 2012.Google ScholarGoogle ScholarCross RefCross Ref
  12. S. Byma et al., "FPGAs in the cloud: Booting virtualized hardware accelerators with openstack," in Proceedings of the 2014 IEEE 22Nd International Symposium on Field-Programmable Custom Computing Machines, ser. FCCM '14, 2014, pp. 109--116.Google ScholarGoogle Scholar
  13. F. Chen et al., "Enabling FPGAs in the cloud," in Proceedings of the 11th ACM Conference on Computing Frontiers, ser. CF '14. New York, NY, USA: ACM, 2014, pp. 3:1--3:10.Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Li R, Kan H, Su D, et al. An Optimal Design Method of Conv2d Operator for TensorFlow Based on FPGA Accelerator[C]//Proceedings of the 4th International Conference on Computer Science and Application Engineering. 2020: 1--6.Google ScholarGoogle Scholar
  15. Kan H, Li R, Su D, et al. Trusted Edge Cloud Computing Mechanism Based on FPGA Cluster[C]//2020 IEEE 8th International Conference on Computer Science and Network Technology (ICCSNT). IEEE, 2020: 146--149.Google ScholarGoogle Scholar

Index Terms

  1. The deployment of FPGA Based on Network in Ultra-large-scale Data Center

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Other conferences
      EITCE '21: Proceedings of the 2021 5th International Conference on Electronic Information Technology and Computer Engineering
      October 2021
      1723 pages
      ISBN:9781450384322
      DOI:10.1145/3501409

      Copyright © 2021 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 31 December 2021

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • research-article
      • Research
      • Refereed limited

      Acceptance Rates

      EITCE '21 Paper Acceptance Rate294of531submissions,55%Overall Acceptance Rate508of972submissions,52%
    • Article Metrics

      • Downloads (Last 12 months)21
      • Downloads (Last 6 weeks)4

      Other Metrics

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader