Clock Design Methodology for Energy and Computation Efficient Bitcoin Mining Machines
Abstract
References
Index Terms
- Clock Design Methodology for Energy and Computation Efficient Bitcoin Mining Machines
Recommendations
Type-matching clock tree for zero skew clock gating
DAC '08: Proceedings of the 45th annual Design Automation ConferenceClock skew minimization is always very important in the clock tree synthesis. Due to clock gating, the clock tree may include different types of logic gates, e.g., AND gates, OR gates, and buffer gates. If the logic gates at the same level are in ...
Reducing clock skew variability via cross links
DAC '04: Proceedings of the 41st annual Design Automation ConferenceIncreasingly significant variational effects present a great challenge for delivering desired clock skew reliably. Non-tree clock network has been recognized as a promising approach to overcome the variation problem. Existing non-tree clock routing ...
Clock buffer polarity assignment with skew tuning
A clock polarity assignment method is proposed that reduces the peak current on the vdd/gnd rails of an integrated circuit. The impacts of (i) the output capacitive load on the peak current drawn by the sink-level clock buffers, and (ii) the buffer/...
Comments
Information & Contributors
Information
Published In
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 162Total Downloads
- Downloads (Last 12 months)27
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in